DualSoft announces ReviewVHDL[tm] - VHDL design rule checker Extensible RTL design rule checker enables enterprise-wide reuse
DualSoft announces ReviewVHDL[tm] - VHDL design rule checker Extensible RTL design rule checker enables enterprise-wide reuse
Nashua, NH -- May 24, 2000 -- DualSoft LLC today announced the release of ReviewVHDL, a tool that enables companies to establish and automate VHDL coding policy compliance. ReviewVHDL will be a key component in the ReviewHDL tool suite, which currently includes ReviewVer[tm], a Verilog-based design rule checker.
ReviewVHDL allows specification and customization of existing pre-defined rules (or guidelines), performs additional checks on the VHDL input files and outputs a list of rule violations. Rules are broadly classified as Coding, Style, Documentation and Naming rules. An intuitive graphical user interface supports Rule specification, Violations analysis and HDL authoring.
ReviewVHDL easily integrates in a topdown design methodology. By incorporating it in the early phases, designers can create reusable designs that conform to a company-wide coding policy. "We are proud to announce ReviewVHDL", said Sashi Obilisetty, Chief Executive Officer, DualSoft LLC. "We are confident that both existing and future customers will see the advantages of having a unified environment for Verilog and VHDL design rule checking".
Users may create their own rules by licensing the ReviewVHDL custom Rule Application Procedural Interface. This API gives access to all the dynamic design information needed to create user-defined rules. Rules are added in the Java programming language. A graphical environment is available for creating user-defined rules.
ReviewVHDL can be previewed at DualSoft's exhibition booth (#2313) at DAC 2000, June 5-9, Los Angeles, CA.
Pricing and Availability
ReviewVHDL will be available in the first week of July, 2000. Initial platforms supported are Sun Solaris and Windows NT. Linux and HP-UX support is planned for Q4 2000. Pricing starts at 15,000 USD per seat.
About DualSoft
DualSoft develops and markets enterprise-wide Reuse-centric solutions for EDA. DualSoft's Tools-for-Reuse[tm] initiative is committed to providing tools and technologies for Reuse-based design. The Company is headquartered in Nashua NH. More information about the company, its products and services may be obtained from the World Wide Web at http://www.dualsoft.com
###
Press Contact:
Sashi Obilisetty,
Ph: (603)891-0225
email: sashi@dualsoft.com
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
- OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
- DualSoft announces Verilog Code Review Free on the Web: Enables online evaluation of its ReviewVer design rule checker
- Interra launches SpyGlass RTL rule checker
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations