DCT boost ARC risc core with Java
DCT boost ARC risc core with Java
By Peter Clarke, EE Times UK
October 1, 2001 (7:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0023
UK start-up Digital Communication Technologies has designed a Java byte code processor based on the ARCtangent-A4 32bit risc core. The company claims the processor achieves better Java performance than ARM Holdings' Jazelle technology but still at the same clock frequency. The core, known as Bigfoot, complements DCT's established offering, a Java and C-language processor based on a stack architecture, known as Lightfoot. Lightfoot has been available since mid-1999 as intellectual property (IP) suitable for downloading on to an FPGA. DCT executives now expect to have a Bigfoot-based microcontroller in foundry silicon by December and a Lightfoot microcontroller in silicon in January 2002. But DCT is not yet a license-holder for the ARCtangent-A4, an architecture developed by ARC International. DCT created Bigfoot for Fujitsu Microelectronics Europe under Fujitsu's ARC licence. Tony Webster, DCT chief executive, said: "We're in di scussion with ARC on licensing. We've added several thousand gates to the ARC core, thereby Java-enabling it." DCT has retained the IP around its Java extension to ARC and expects to sell Java microcontrollers for embedded applications based on both Bigfoot and Lightfoot cores. Peter Clarke is European correspondent for US sister newspaper EETimes.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- DCT boosts prospects for embedded Java
- DCT Announces Highest-Performance Java Solution for Wireless Devices - Bigfoot Java Acceleration Technology Surpasses 10 Caffeine Mark Barrier
- ARC: from 3D Game Chips to Licensable RISC Processor
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology