DCT boost ARC risc core with Java
DCT boost ARC risc core with Java
By Peter Clarke, EE Times UK
October 1, 2001 (7:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0023
UK start-up Digital Communication Technologies has designed a Java byte code processor based on the ARCtangent-A4 32bit risc core. The company claims the processor achieves better Java performance than ARM Holdings' Jazelle technology but still at the same clock frequency. The core, known as Bigfoot, complements DCT's established offering, a Java and C-language processor based on a stack architecture, known as Lightfoot. Lightfoot has been available since mid-1999 as intellectual property (IP) suitable for downloading on to an FPGA. DCT executives now expect to have a Bigfoot-based microcontroller in foundry silicon by December and a Lightfoot microcontroller in silicon in January 2002. But DCT is not yet a license-holder for the ARCtangent-A4, an architecture developed by ARC International. DCT created Bigfoot for Fujitsu Microelectronics Europe under Fujitsu's ARC licence. Tony Webster, DCT chief executive, said: "We're in di scussion with ARC on licensing. We've added several thousand gates to the ARC core, thereby Java-enabling it." DCT has retained the IP around its Java extension to ARC and expects to sell Java microcontrollers for embedded applications based on both Bigfoot and Lightfoot cores. Peter Clarke is European correspondent for US sister newspaper EETimes.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- DCT boosts prospects for embedded Java
- DCT Announces Highest-Performance Java Solution for Wireless Devices - Bigfoot Java Acceleration Technology Surpasses 10 Caffeine Mark Barrier
- ARC: from 3D Game Chips to Licensable RISC Processor
Latest News
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets
- Codasip RISC-V processors certified up to ASIL-D