DCT boost ARC risc core with Java
DCT boost ARC risc core with Java
By Peter Clarke, EE Times UK
October 1, 2001 (7:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0023
UK start-up Digital Communication Technologies has designed a Java byte code processor based on the ARCtangent-A4 32bit risc core. The company claims the processor achieves better Java performance than ARM Holdings' Jazelle technology but still at the same clock frequency. The core, known as Bigfoot, complements DCT's established offering, a Java and C-language processor based on a stack architecture, known as Lightfoot. Lightfoot has been available since mid-1999 as intellectual property (IP) suitable for downloading on to an FPGA. DCT executives now expect to have a Bigfoot-based microcontroller in foundry silicon by December and a Lightfoot microcontroller in silicon in January 2002. But DCT is not yet a license-holder for the ARCtangent-A4, an architecture developed by ARC International. DCT created Bigfoot for Fujitsu Microelectronics Europe under Fujitsu's ARC licence. Tony Webster, DCT chief executive, said: "We're in di scussion with ARC on licensing. We've added several thousand gates to the ARC core, thereby Java-enabling it." DCT has retained the IP around its Java extension to ARC and expects to sell Java microcontrollers for embedded applications based on both Bigfoot and Lightfoot cores. Peter Clarke is European correspondent for US sister newspaper EETimes.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- DCT boosts prospects for embedded Java
- DCT Announces Highest-Performance Java Solution for Wireless Devices - Bigfoot Java Acceleration Technology Surpasses 10 Caffeine Mark Barrier
- ARC: from 3D Game Chips to Licensable RISC Processor
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack