Creonic Participates in H2020 "VERTIGO" Research Project
Kaiserslautern, Germany, November 28, 2019 – Creonic GmbH, a leading IP core provider on the communications market, announced today that the company will participate in the Research Project VERTIGO, funded by the European Commission under the program Horizon 2020.
VERTIGO aims to develop and demonstrate concepts allowing for a significant capacity increase of feeder links through the use of state-of-the-art optical technologies. The project will address the key enabling technologies (high optical power generation, high efficiency waveforms, atmospheric impairments mitigation) for the implementation of high-throughput optical links and test them in ground, indoor and outdoor demonstrations. Future applications such as very high throughput satellites (VHTS) with digital payload processing require an up-link data throughput of around 1 TBit/s.
Creonic will develop the digital signal processing part to ensure a reliable and error free transmission with its advanced forward error correction knowledge.
The Vertigo consortium consists of eight partners from four different countries. The project receives funding of 2.9 million EUR. It started on Jun. 1, 2019 and lasts for 36 months.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
Related Semiconductor IP
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
Related News
- Creonic Participates in International SENDATE-TANDEM Research Project
- Creonic Shows 100 Gbps Polar Decoder in International SENDATE-TANDEM Research Project
- Creonic Participates in National Research Project KI-Radar
- Creonic Participates in Horizon 2020 EPIC Research Project
Latest News
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance
- Arteris Network-on-Chip Technology Achieves Deployment Milestone of 4 Billion Chips and Chiplets
- RISC-V Pivots from Academia to Industrial Heavyweight