Who wins when Cortex-M adds RTOS?
Richard Barry, FreeRTOS.org
EETimes (3/6/2012 12:43 PM EST)
Richard Barry of FreeRTOS.org examines who the winners and losers will be in ARM's decision to add an RTOS to its Cortex-M hardware abstraction layer, through the release of CMSIS 3 (Cortex Microcontroller Software Interface Standard 3).
A significant development was announced at Embedded World 2012 that directly affects the RTOS industry--the release of CMSIS 3.
The Cortex Microcontroller Software Interface Standard (CMSIS) is a hardware abstraction layer that provides a standard software interface to the Cortex-M core. It's equally applicable to all Cortex-M based microcontrollers, so it's microcontroller-vendor independent. CMSIS simplifies software reuse and reduces a team's learning curve on the Cortex-M by providing a library of Cortex-M core-specific interface functions and definitions. For example, it provides a function that sets the priority of an interrupt, because the interrupt controller (NVIC) is part of the Cortex-M core itself, and not a separate peripheral as it is on ARM7-based microcontollers.
To read the full article, click here
Related Semiconductor IP
- AHB Low Power Subsystem - ARM Cortex M0
- AHB Performance Subsystem - ARM Cortex M0
- AHB Performance Subsystem - ARM Cortex M3
- AHB Secure Subsystem - ARM Cortex M3
- AXI Performance Subsystem - ARM Cortex A
Related News
- Accelerated Technology Offers Complete RTOS and Tools Solution for Newest PowerQUICC Family of Processors
- ParthusCeva, Mentor Graphics and Accelerated Technology Announce Nucleus RTOS Support for Teak DSP Core
- ARC™ International Integrates MQX RTOS and RTCS TCP/IP Stack into Samsung’s Embedded Networking Platforms
- RTOS Industry Leaders Recognize Virtex-II Pro PowerPC and Microblaze as Leading FPGA Processing Solutions
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost