Who wins when Cortex-M adds RTOS?
Richard Barry, FreeRTOS.org
EETimes (3/6/2012 12:43 PM EST)
Richard Barry of FreeRTOS.org examines who the winners and losers will be in ARM's decision to add an RTOS to its Cortex-M hardware abstraction layer, through the release of CMSIS 3 (Cortex Microcontroller Software Interface Standard 3).
A significant development was announced at Embedded World 2012 that directly affects the RTOS industry--the release of CMSIS 3.
The Cortex Microcontroller Software Interface Standard (CMSIS) is a hardware abstraction layer that provides a standard software interface to the Cortex-M core. It's equally applicable to all Cortex-M based microcontrollers, so it's microcontroller-vendor independent. CMSIS simplifies software reuse and reduces a team's learning curve on the Cortex-M by providing a library of Cortex-M core-specific interface functions and definitions. For example, it provides a function that sets the priority of an interrupt, because the interrupt controller (NVIC) is part of the Cortex-M core itself, and not a separate peripheral as it is on ARM7-based microcontollers.
To read the full article, click here
Related Semiconductor IP
- Verification IP for Arm AMBA ACE Protocol
- Verification IP for Arm AMBA CHI Protocol
- AHB Low Power Subsystem - ARM Cortex M0
- AHB Performance Subsystem - ARM Cortex M0
- AHB Performance Subsystem - ARM Cortex M3
Related News
- Accelerated Technology Offers Complete RTOS and Tools Solution for Newest PowerQUICC Family of Processors
- ParthusCeva, Mentor Graphics and Accelerated Technology Announce Nucleus RTOS Support for Teak DSP Core
- ARC™ International Integrates MQX RTOS and RTCS TCP/IP Stack into Samsung’s Embedded Networking Platforms
- RTOS Industry Leaders Recognize Virtex-II Pro PowerPC and Microblaze as Leading FPGA Processing Solutions
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI