New CISC Architecture Takes on RISC
Bernard Cole, EETimes
8/5/2015 09:20 AM EDT
FLAGSTAFF, Ariz — A recent study in the ACM Transactions on Computer Systems came to the conclusion that processor instruction set architectures, whether reduced (RISC) or complex (CISC), are irrelevant to basic power and performance in today's designs, particularly in relation to either the ARM or Intel processors. However, there may be reasons to believe that a new CISC ISA, created for modern compilers without the limitations of compatibility with low level legacy code, could be more effective than either alternative.
Imsys has taken that leap of faith and is giving CISC another try. The company has begun extensive evaluation of a 3.5 square millimeter test chip with a dual core, CISC-based processor architecture with on-chip main memory for software and data. It is fabricated in 65 nanometer CMOS.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related News
- RISC vs CISC: What's the Difference?
- ARM versus Intel: a successful stratagem for RISC or grist for CISC's tricks?
- Taiwan's ITRI picks MIPS' RISC processor core for cable-modem designs
- Design team says RISC processor is first diagonally interconnected IC
Latest News
- SiMa.ai Raises $85M to Scale Physical AI, Bringing Total Funding to $355M
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings
- Creonic Releases DVB-S2X Demodulator Version 6.0 with Increased Bitwidth and Annex M Support
- Arm Q1 FYE26 Revenue Exceeds $1 Billion for Second Consecutive Quarter
- 1‑VIA Expands Globally with New India R&D Office in Pune to Accelerate Innovation in Data Center Connectivity