Architect of CHIPS Act Speaks on Its Impact
By Alan Patterson, EETimes (August 1, 2022)
In an exclusive interview with EE Times, Keith Krach, former Under Secretary of State for Economic Growth, Energy, and the Environment in the Trump administration, speaks on the significance of the CHIPS Act, which has since been passed by the House in a 243–187 vote.
It has yet to be signed into law by President Joe Biden.
Along with former Secretary of State Mike Pompeo, Krach is one of the key people who helped shape the CHIPS Act. In May 2020, Krach’s effort led to an agreement by Taiwan Semiconductor Manufacturing Co. (TSMC) to build a $12 billion 5-nm chip fab in the U.S., the most advanced facility of its kind in the nation.
Krach is also an accomplished businessman as former chairman of DocuSign and co-founder of software company Ariba. Here are Krach’s thoughts on the impact the stimulus measures will have on the American semiconductor industry.
First of all, Keith, thank you very much for taking time out of your schedule today. I know you as the person who helped facilitate TSMC’s Arizona project.
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- With CHIPS Act, US Risks Building a White Elephant
- U.S. Passes CHIPS Act, Increasing Restrictions on China Lead to Rising Geopolitical Risk, Says Trendforce
- Opinion: CHIPS Act Escalates Long-Standing U.S.-China Tech Rivalry
- Supply Chain Experts Weigh In on CHIPS Act
Latest News
- Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation
- AimFuture and ITM Semiconductor to Develop AI-Integrated Technology for Robotics and Mobility
- TSMC February 2026 Revenue Report
- Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP, Strengthening its Comprehensive Silicon IP Offering
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s