Chipidea has taped-out several IPs for Tower Semiconductor
April 29, 2003 - In January 2003, Tower and Chipidea signed a license and design agreement for design and licensing of various IP Blocks of Chipidea to Tower and Tower customers. Very recently, Chipidea has finished several designs for Tower Semiconductor. They are CI1068Taa-- 500MHz programmable clock-multiplying PLL; CI1116Taa-- 250MHz programmable clock-multiplying PLL; CIo214Tab--USB2.0 Transceiver Macrocell.
Detail information can be found in www.chipidea.com
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- Chipidea has been ranked as the leading analog and mixed signal solutions provider
- Key ASIC Has Selected Mixel to Develop and License Advanced Mixed Signal IPs for Silterra Foundry
- Japanese Ministry of Economy, Trade and Industry has Approved Grants to TowerJazz for its Cap-Ex Investment Plan
- Cadence Announces STMicroelectronics has Taped Out 20-Nanometer Test Chip Using Cadence Tools
Latest News
- Alchip Reports ASIC-Leading 2nm Developments
- AI Demand Drives 4Q25 Global Top 10 Foundries Revenue Up 2.6% QoQ; Samsung Gains Share and Tower Moves Up in Rankings
- GlobalFoundries Announces Availability of AutoPro150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- Axiomise Launches nocProve for NoC Verification
- CAST Debuts TSN-EP-10G IP for High-Performance, Time-Sensitive Networking Ethernet Designs