Chipidea has taped-out several IPs for Tower Semiconductor
April 29, 2003 - In January 2003, Tower and Chipidea signed a license and design agreement for design and licensing of various IP Blocks of Chipidea to Tower and Tower customers. Very recently, Chipidea has finished several designs for Tower Semiconductor. They are CI1068Taa-- 500MHz programmable clock-multiplying PLL; CI1116Taa-- 250MHz programmable clock-multiplying PLL; CIo214Tab--USB2.0 Transceiver Macrocell.
Detail information can be found in www.chipidea.com
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Chipidea has been ranked as the leading analog and mixed signal solutions provider
- Key ASIC Has Selected Mixel to Develop and License Advanced Mixed Signal IPs for Silterra Foundry
- Japanese Ministry of Economy, Trade and Industry has Approved Grants to TowerJazz for its Cap-Ex Investment Plan
- Cadence Announces STMicroelectronics has Taped Out 20-Nanometer Test Chip Using Cadence Tools
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms