Centrality Introduces Next-Generation Atlas II Processor Platform
SANTA CLARA, Calif. -- Jan. 3, 2006
-- Centrality Communications Inc., the leading provider of Navigation Infotainment System (NIS) system-on-chip platforms, announces today the introduction of the Atlas II Navigation Processor Platform.
Previously, only dedicated GPS processors could deliver the necessary GPS performance required by portable navigation systems. This is no longer the case. Centrality's Atlas II processor platform represents a "leapfrog" technology: GPS leadership combined with the absolute lowest system cost. The Atlas II is the default standard for any company desiring a leadership position in the Navigation Infotainment System (NIS) marketplace.
Customers in the NIS market demand fast GPS signal acquisition, high sensitivity, and basic multimedia functionality but require the lowest system cost -- a previously unattainable goal. The Atlas II navigation processor incorporates several key features requisite to meeting this objective: high functional integration, multimedia capability, and leading GPS performance. By integrating a high-speed ARM926EJ, DSP, GPS baseband, high-speed peripherals (such as CF, ATA-4 Hard Disk, SDIO 2D Graphics, NAND-Flash bootloader, and a high speed serial interface (USB 2.0), the Atlas II reduces bill-of-materials costs by up to 20% while enabling full-featured navigation and personal multimedia. In addition to hardware savings, Centrality has a complete multimedia package for customers looking to add audio and video solutions to their navigation offerings. Feature integration and low cost are meaningless without a high quality, reliable GPS system that works in any condition. The Atlas II offers start time (TTFF) and sensitivity specifications comparable to the leading dedicated GPS solution in the market without the addition of another processor.
In addition to the technology advantages afforded by the Atlas II, Centrality has created a unique platform solution to accelerate product development. While other companies claim "time-to-market" as a core value, Centrality realizes it in a tangible and measurable way. With dedicated professional services teams, reference designs, and an applications group, Centrality customers are able to reduce design times across the entire development cycle -- from specification through manufacturing. This enables customers to focus on its core business: feature differentiation, product sales, and manufacturing. Customers using the Atlas platform have been able to introduce new products into the marketplace in as little as three months.
Because of the benefits realized by the Atlas II, NIS market leaders have chosen the platform as the standard for any competitively viable navigation product. Eight of the top ten navigation companies have chosen the Atlas as its platform of choice for their next generation products -- displacing general purpose processors with GPS baseband combinations. Alpine Electronics, a firm known for its mobile media leadership and navigation quality, has selected the Atlas II for its new Blackbird portable navigation system in North America. Other NIS companies, such as Fine Digital, have chosen the Atlas II for its flexibility in supporting high-end multimedia/navigation combinations. Whether the product is a pure navigation solution or an integrated multimedia navigation product, the Atlas II platform provides a solution for creating leading navigation.
The Atlas II is available today for sampling and mass production.
About Centrality Communications
Centrality Communications is a fabless semiconductor systems company based in Santa Clara, Calif., and with major facilities in Shanghai and Taipei. Centrality's Atlas(TM) family of navigation processors delivers the new standard in features and value for the navigation infotainment system (NIS) market. By leveraging Centrality's suite of reference platforms, leading NIS manufacturers deliver compelling products and services to market quickly. For more information, please visit: www.centralitycomm.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Andes Technology Unveils Andes D23 and N225 Cores Pioneering the Next Generation of Compact, Performant, and Secure RISC-V Processor Technology
- StarFive's RISC-V based JH-7110 intelligent vision processing platform adopted VeriSilicon's Display Processor IP
- Arm Accelerates Edge AI with Latest Generation Ethos-U NPU and New IoT Reference Design Platform
- Andes Announces the AndesCore™ 46-Series Family and the 3rd generation Vector Processor AX46MPV with Matrix Extension
Latest News
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool