Cavendish Kinetics Raises $15.5 Million in Second-Round Funding; Additional Investors from US and Germany will Accelerate Progress in Ultra-Low Power Memory Technology
The new round of investment is being led by Tallwood Venture Capital from Palo Alto, CA and Munich-based Wellington Partners. They will be joined by additional investment from the lead investor from the first round, Celtic House Venture Partners and other first round investors Clarium Holdings Ltd., Torteval Investments Ltd. and a private investor involved in Cavendish's first round. With this second round of funding, Cavendish Kinetics will add to its Board of Directors Luis Arzubi from Tallwood Venture Capital and Bart Markus from Wellington Partners.
Dr Mike Beunder, CEO of Cavendish Kinetics, said, "We are delighted to have two extremely well respected venture capital firms lead our second round. The addition of Luis and Bart to our Board of Directors will help us as we shift development emphasis to our embedded non-volatile re-programmable Nanomech-based memory which will provide the broadest application markets for Cavendish. There are growing demands in automotive, microcontroller and analog/mixed-signal applications, for an ultra-low power and very robust form of CMOS compatible embedded non-volatile memory. Our embedded flash technology is perfectly positioned to fill these demands."
"As this is the first IP company that Tallwood has invested in, we were cautious," stated Luis Arzubi of Tallwood Venture Capital. "We came to the conclusion that Cavendish Kinetics has extraordinary technology and is poised to become a leading company in the embedded NVM space."
"The market opportunity in the embedded NVM space is exceptional," stated Bart Markus of Wellington Partners. "The superior characteristics of Cavendish's technology along with the excellent team told us that Cavendish would be a leader in this field."
Cavendish Kinetics, a spin-off of Cambridge University, and founded by Professor Charles G. Smith, has developed micro-mechanical memory elements and perfected the process of integrating them into standard CMOS, or any other process, creating a more flexible memory option that does not alter the underlying design and process technology. Existing design and IP semiconductor process investments can now be efficiently reused in applications where non-volatile memory needs to be added to existing semiconductor production.
About Cavendish Kinetics
Cavendish Kinetics is a fabless semiconductor IP company developing embedded Non-Volatile Memory technology for standard CMOS processes. Its Nanomech(TM) technology is a novel embedded flash solution, residing in the metal interconnect system, yielding no impact to existing IP, scaling to 45nm and below, operating above 200 degrees Centigrade in a radiation harsh environment, and porting easily to different process technologies. Nanomech programs at high-speed and at native voltage requiring no high voltage overhead. It has ultra low-power write/erase and no leakage current. The base technology has been silicon proven and it has demonstrated 20M cycle endurance. For more information including details of the initial investors please visit http://www.cavendish-kinetics.com or email info@cavendish-kinetics.com
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- EdgeCortix Closes $20 Million in Additional Funding Round
- M31 Advances AIoT Innovation with Ultra Low Power Memory Compilers on TSMC N6e Platform
- Fabless Semiconductor Innovator Stathera Announces US $15M Series A Funding Round
- Graphcore raises $222 million in Series E Funding Round
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology