Cadence Characterization Solution for Complex Multi-bit Cells Delivers Power and Performance Benefits for Yamaha
Virtuoso Liberate and Spectre Tools Reduce Power 10% for Mobile Applications While Speeding Turnaround 2X
SAN JOSE, Calif. -- May 13, 2013 -- Cadence Design Systems today announced that it helped Yamaha Corporation reduce power consumption for its mobile consumer chips with characterization tools that delivered a 10 percent reduction in dynamic power to the clock network required for Yamaha ASICs. In addition, the Cadence® characterization solution--composed of the Virtuoso® Liberate⢠and Spectre® products--provided a 2x speedup in turnaround time for characterization when compared to Yamahaâs previous technology. The benefits translate to better power performance in chips that get to market faster.
âCadence offered the only solution capable of characterizing our complex multi-bit cells,â said Mr. Shuhei Ito, development director, semiconductor division at Yamaha. âThe Virtuoso Liberate and Spectre tools were critical in helping us develop our new low-power solution and in meeting our time to market goals.â
âYamahaâs previous technology was unable to characterize the complex multi-bit flip-flop cells required for the low-power flow Yamaha adopted,â said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. âWith its patented âInside Viewâ technology, the Virtuoso Liberate tools enabled Yamaha to characterize these cells automatically by eliminating the need for the user to define the functional description of the cell or specify worst-case conditions. The Cadence characterization solution meets the ease-of-use, throughput and accuracy requirements that has helped Yamaha engineers reduce power for mobile applications while cutting characterization runtimes in half.â
About Cadence
Cadence Design Systems (NASDAQ: CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Realtek Deploys Cadence Tempus Timing Solution to Deliver Working Silicon on N12 Design
- Cadence AI-Driven Multiphysics System Analysis Solution Enables Wistron to Dramatically Accelerate Product Development
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
Latest News
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium