Broadcom Announces Industry's First Silicon-Proven 7nm IP for ASICs in Deep Learning and Networking Applications
Drives Innovation Leap with Ultra High Density On-Die Computation, High Interconnect & Memory Bandwidth, and SoC Integration
SAN JOSE, Calif., and SINGAPORE, Nov. 21, 2017 -- Broadcom Limited, a leading designer, developer and global supplier of a broad range of digital and analog semiconductor connectivity solutions, today announced the industry’s first silicon-proven 7nm intellectual property (IP) for an ASIC platform targeting deep learning and networking applications. Based on TSMC 7nm process technology, the platform offers best-in-class IP cores which include high speed SerDes, HBM PHY, Die2Die PHY, mixed-signal IP, and foundation IP such as standard cells, SRAM, TCAM memory, and I/O cells.
7nm Technology Platform Highlights
- Broad SerDes portfolio including 112G PAM-4, 58G PAM-4, 32G and 16G Gen4 SerDes with best-in-class power, performance and die area in the industry
- JEDEC compliant HBM Gen2 and HBM Gen3 PHY provide a high bandwidth memory interface upgrade path for next generation deep learning, routing and high performance computing (HPC) ASICs
- Comprehensive portfolio of Arm® cores and peripherals
- Comprehensive single port, multi-port, register file and TCAM memory compilers along with optimized standard cell libraries for the most optimal solution
- Ultra low power Die2Die PHY enables multi-die integration, logic and I/O disaggregation
Benefits of 7nm ASIC Platform
- Ultra high density logic and memory enable unprecedented on-die computation for training and inference in deep learning applications and core density in HPC applications
- CoWoS® packaging combined with HBM2/3 PHY enables high bandwidth memory interface for next generation training in deep learning, HPC and routing applications
- High-bandwidth, low-footprint SerDes cores (112G and 56G SerDes) enable extremely high port density for switching and routing applications and high bandwidth inter-node connections in deep learning and HPC applications
- Broadcom’s broad 7nm IP portfolio enables SoC integration required to meet 5G needs for bandwidth, coverage and equipment form factors
“Broadcom’s 7nm ASIC platform provides SoC leadership for our customers enabling a leap-forward in innovation,” said Frank Ostojic, senior vice president and general manager of the ASIC Products Division at Broadcom. “Our 7nm platform, including 112G SerDes, HBM2/3 PHY and our proven design methodology, provides significant time-to-market advantage for our customers.”
“Broadcom and TSMC have driven unparalleled silicon innovation over the last decade. TSMC 7nm process technology and CoWoS technologies combined with Broadcom’s IP cores and ASIC design methodology continues to enable best-in-class custom solutions for the end customers,” said Dr. BJ Woo, vice president of business development at TSMC.
Advanced 7nm IP has been proven in silicon. Design kit for 7nm ASIC platform is available now. Several customer products are already in development. Lead 7nm customer ASIC products are scheduled to tape-out in calendar Q4 2017.
About Broadcom Limited
Broadcom Limited is a leading designer, developer and global supplier of a broad range of digital and analog semiconductor connectivity solutions. Broadcom Limited’s extensive product portfolio serves four primary end markets: wired infrastructure, wireless communications, enterprise storage and industrial & other. Applications for our products in these end markets include: data center networking, home connectivity, set-top box, broadband access, telecommunications equipment, smartphones and base stations, data center servers and storage, factory automation, power generation and alternative energy systems, and electronic displays. For more information, go to www.broadcom.com.
Related Semiconductor IP
- 16Gbps SerDes IP on TSMC 12nm
- 224G SerDes PHY and controller for UALink for AI systems
- Multi-Standard SerDes PHY
- 64G SerDes
- 112G SerDes USR & XSR
Related News
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- Qualitas Semiconductor Successfully Develops UCIe v2.0-Compliant PHY IP, Enabling Up to 512Gbps Die-to-Die Connectivity
- PCIe 5.0 SerDes PHY and Controller IP Cores for all High-End Serial connect Interfaces in advanced SoCs is available for immediate licensing
- Introducing PCIe 4.0 PHY IP Cores in 7nm for a reliable, Low area and High-Speed Interface Peripheral slot for all your High-End Devices
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack