Meet Axiomise's Ashish Darbari at DAC to Learn about Benefits of Formal Verification
Will Present “Taming the Beast: RISC-V Formal Verification Made Easy”;
Panelist on “Those Darn Bugs! When Will They be Exterminated for Good?”
LONDON –– June 28, 2022 ––
WHO: Dr. Ashish Darbari, CEO and founder of Axiomise, the leading provider of cutting-edge formal verification services and custom solutions
WHAT: Will be a visible presence at this year’s Design Automation Conference (DAC) promoting the adoption of Formal Verification.
He will serve as a panelist on “Those Darn Bugs! When Will They be Exterminated for Good?” moderated by Brian Bailey of Semiconductor Engineering Monday, July 11, from 3 p.m. until 3:45 p.m. at the DAC Pavilion (second floor).
Dr. Darbari will present “Taming the Beast: RISC-V Formal Verification Made Easy” at the Cadence Design Systems Theater (DAC Booth #1511) Monday at 4 p.m. and Tuesday at 1:30 p.m.
WHEN: DAC runs from Monday, July 11, through Wednesday, July 13, from 10 a.m. until 6 p.m. at the Moscone West in San Francisco. Registration is open.
It will be collocated with SEMICON West 2022 Hybrid at the Moscone Center. Registration is open.
About Axiomise
Axiomise is dedicated to furthering the adoption of formal verification through its unique combination of consulting, services and specialized verification solutions for RISC-V. Founded by Dr. Ashish Darbari, a formal verification practitioner for over two decades, it offers cutting-edge, formal verification training, consulting and services. An active user of all formal technologies, including theorem proving, model checking and equivalence checking, Dr. Darbari and his team have trained more than 200 engineers across the semiconductor industry. Dr. Darbari has 46 patents in the field of formal verification.
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related News
- Meet the DSP Algorithmic Experts at DAC 2005; AccelChip Focuses on DSP Solutions in Booth 1000
- German company to introduce PLL IP core at DAC
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- IPextreme to Conduct IP Demos, Talks at DAC
Latest News
- Weebit Nano secures a license agreement with Texas Instruments
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- AI Directs UFS Advancement
- Qualitas Semiconductor Expands Automotive Momentum with 5nm IP Bundle Agreement
- Cyient Semiconductors Acquires Majority Stake in Kinetic Technologies to Drive Custom Power IC Leadership for Edge AI and High-Performance Compute Markets