Averant ups static functional verification
Averant ups static functional verification
By Richard Goering, EE Times
October 16, 2001 (2:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011016S0082
SUNNYVALE, Calif. Averant Inc. has released Solidify version 2.5, which the company says expands its static functional verification tool. It adds a library of customizable automatic checks, advanced source-code debugging and hierarchical functional verification. A library of standard design checks generates thousands of Solidify properties to find the most common static errors. Checks look for stuck-at faults, deadlocked states and values, floating bus and bus contention, set-reset problems, dead code and other unwanted conditions. Interactive source-code debugging links specific HDL statements to the conditions that cause a property to fail. Averant's Solidify produces values for the significant variables and clock cycles spanned by the failing property. The new version is available now on Windows, Linux and Solaris platforms with a list price of $40,000.
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
Related News
- Averant ups static functional verification
- Real Intent Expands ISO 26262 Functional Safety Compliance for Static Sign-Off Products
- NSITEXE Selects ImperasDV for Automotive Quality RISC-V Processor Functional Design Verification
- Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library
Latest News
- Virtusa Acquires Bengaluru based SmartSoC Solutions, Establishing Full-Stack Service Offering from Chip to Cloud and Driving Expansion into the Semiconductor Industry
- Consumer Electronics and AI Product Launches Lift 3Q25 Top-10 Foundry Revenue by 8.1%, Says TrendForce
- Joachim Kunkel Joins Quadric Board of Directors
- RaiderChip NPU leads edge LLM benchmarks against GPUs and CPUs in academic research paper
- SEMIFIVE Secures AI Semiconductor Design Projects in Japan, Accelerating Global Expansion with New Local Subsidiary