Atomic Rules Joins the 25 Gigabit Ethernet Consortium
AUBURN, NH – April 20, 2015 – Atomic Rules LLC announced today that it has joined the 25 Gigabit Ethernet Consortium as an adopter and member.
The 25G Ethernet specification boosts performance and reduces interconnect cost. Atomic Rules will also support the 50G definition included in 25G Ethernet, which offers even more bandwidth with fewer ports compared to 4 x 10 GbE.
“The looming ubiquity of 30 Gb FPGA transceivers convinced us that 25 GbE will disrupt existing 40 GbE roadmaps” said Shep Siegel, CTO of Atomic Rules. “Our membership in the 25G Ethernet Consortium will allow us to offer our clients cost-competitive IP solutions, where both high-throughput and low-latency are valued.”
Atomic Rules LLC is a New Hampshire based consultancy that provides rapid platform and application development capabilities on leading-edge FPGA devices.
For additional information on Atomic Rules visit www.atomicrules.com
Related Semiconductor IP
- Gigabit Ethernet with IEEE 1588 and AVB
- Gigabit Ethernet MAC IP Core
- Fast Ethernet Media Access Controller
- Ethernet Device Driver
- 10/100 Ethernet MAC IP core
Related News
- 25 Gigabit Ethernet Consortium Members Validate Multi-Vendor Interoperability
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- 25 Gigabit Ethernet Consortium Rebrands to Ethernet Technology Consortium; Announces 800 Gigabit Ethernet (GbE) Specification
- Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale