Creonic Releases Updated SDA OCT IP Core Supporting OCT 4.0 and Enhanced Synchronization
Kaiserslautern, Germany -- January 06, 2026 -- Creonic GmbH, the leading provider of ready-for-use IP cores for communication systems, announces an updated version of its SDA OCT IP Core. The new release introduces architectural improvements and extends standard support to simplify system integration and supporting both current and future Optical Communications Terminal (OCT) deployments that have been standardized by the Space Development Agency (SDA).
The updated SDA OCT IP Core now operates in a single clock domain, reducing design complexity and easing integration into FPGA-based systems. It adds flexible frame synchronization with configurable parameters, allowing adaptation to different links and system requirements. Timestamp passthrough functionality enables precise time alignment while intentionally omitting internal timestamp synchronization logic, supporting system-level timing concepts without imposing architectural constraints.
Resource utilization has been further optimized to enable efficient implementations on target platforms. The IP core is compatible with SDA OCT 3.1.0 as specified in Document ID SDA-9100-001-08 (March 2024) and is fully compliant with the Optical Communications Terminal (OCT) Standard Version 4.0.0, Document ID SDA-9100-001-09 (August 2024). Backward compatibility with SDA OCT 3.0 is maintained, ensuring continuity for existing designs.
Explore SDA OCT IP:
The SDA OCT IP Core follows a generic and portable architecture and can be deployed on AMD and Altera FPGA platforms. Support for additional FPGA vendors can be provided as required, enabling long-term flexibility across different hardware targets.
For further information about the SDA OCT IP Core, click here.
Related Semiconductor IP
- SDA OCT Encoder and Decoder
- Octal SPI Controller
- Octuple 20uA Bias Current Source
- Octal SPI DDR PSRAM controller
- AHB Octal SPI Controller with PSRAM and XIP Support
Related News
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- Creonic Expands Satellite IP Core Portfolio with DVB-S2X Multi-Carrier Demodulator
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation