Dolphin Integration brings relief to Assertion-Based Verification
Grenoble, France -- June 10, 2011 -- New releases of SLED SDG and SMASH provide extended support of PSL, the Property Specification Language, allowing the generation of property-based random test patterns and the verification of PSL assertions on designs using multiple clocks.
SMASH 5.17 also provides state-of-the-art compliance with the subset of System Verilog Assertions (SVA) dedicated to Assertion-Based Verification.
Dolphin’s standalone waveform viewer ICD, the Interactive Curve Display rel. 1.1, will provide the capability to apply PSL assertions by post-processing existing waveforms coming from any simulator. Simulation results can be post-processed as many times as needed to design a verification plan with new assertions. New or updated assertions can be applied to the simulation results without simulating again the device under test. The screenshot below also shows how assertions can be applied and visualized in ICD.
Free discovery options of these new releases of SLED, SMASH and ICD will be available for download from Dolphin’s website before June end http://www.dolphin.fr/eda.
In the meantime, do not hesitate to contact the EDA Marketing Manager, Nathalie Dufayard, at solutions@dolphin-integration.com.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/eda
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- 0-In revs assertion-based verification
- Momentum Builds for Assertion-Based Verification: 0-In Welcomes Averant and Bridges2Silicon as Check-In Partners
- 0-In Demonstrates the Value of Assertion-Based Verification (ABV) throughout the Design Cycle at the Design Automation Conference
- 0-In Granted Key Patent in Assertion-Based Verification
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost