ARM Sizes Up Moore's Law
Memory wall, cost per transistor tackled
Rick Merritt, EETimes
12/7/2015 02:00 PM EST
SAN JOSE, Calif. — It’s getting harder and more costly to make chips smaller and faster, but there is still hope for advancing Moore’s Law, according to a keynote at the annual International Electron Devices Meeting (IEDM) in Washington D.C. this week. In a broad and balanced talk, a senior researcher at ARM detailed the variety of techniques and challenges ahead.
“The semiconductor industry will need to push equivalent Moore’s Law scaling through a broadening set of fronts…in an ‘all-of-the-above’ effort [that] will include more technology complexity, investment in technology-design optimizations, and ultimately technology-system optimizations,” Greg Yeric of ARM Research in Austin wrote in an IEDM paper.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Moore's Law could enter the fourth dimension--via the third
- Moore's Law threatened by lithography woes
- Broadcom: Time to prepare for the end of Moore's Law
- Is Moore's Law Dead? Does It Matter?
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program