ARM Sizes Up Moore's Law
Memory wall, cost per transistor tackled
Rick Merritt, EETimes
12/7/2015 02:00 PM EST
SAN JOSE, Calif. — It’s getting harder and more costly to make chips smaller and faster, but there is still hope for advancing Moore’s Law, according to a keynote at the annual International Electron Devices Meeting (IEDM) in Washington D.C. this week. In a broad and balanced talk, a senior researcher at ARM detailed the variety of techniques and challenges ahead.
“The semiconductor industry will need to push equivalent Moore’s Law scaling through a broadening set of fronts…in an ‘all-of-the-above’ effort [that] will include more technology complexity, investment in technology-design optimizations, and ultimately technology-system optimizations,” Greg Yeric of ARM Research in Austin wrote in an IEDM paper.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Moore's Law could enter the fourth dimension--via the third
- Moore's Law threatened by lithography woes
- Broadcom: Time to prepare for the end of Moore's Law
- Is Moore's Law Dead? Does It Matter?
Latest News
- SAICEC and Siemens to accelerate chip-to-vehicle validation using digital twin technology
- StarFive Launches New Product, Achieving RISC-V’s Breakthrough in Large-Scale Data Center Commercialization
- d-Matrix and Alchip Announces Collaboration on World's First 3D DRAM Solution to Supercharge AI Inference
- d-Matrix and Andes Team on World's Highest Performing, Most Efficient Accelerator for AI Inference at Scale
- Ceva Receives 2025 IoT Edge Computing Excellence Award from IoT Evolution World