ARM Announces First Production-Ready DDR1 And DDR2 Memory Interface IP On TSMC 90-Nanometer Process
CAMBRIDGE, UK. â Dec, 19, 2006
- ARM [(LSE:ARM); (NASDAQ:ARMHY)] today announced the availability of the ARM® Velocity⢠DDR1 and DDR2 (1/2) memory interface in its Artisan® physical IP family to support TSMCâs 90-nanometer (nm) general-purpose process. The ARM Velocity DDR1/2 memory interface is the first 90-nm production-ready IP to pass TSMC's IP quality assurance test.
âWe are devoted to working with our IP partners to make high-quality IP available to be incorporated into our customerâs leading-edge designs in the least amount of time,â said Kuo Wu, deputy director of design services marketing at TSMC. âUnder our strict guidelines for IP qualification, the ARM Velocity DDR1/2 memory interface has remarkably achieved first-silicon success on our 90-nm process.â
The ARM 90-nm Velocity DDR1/2 memory interface solutions include multiple sets of programmable on-die termination (ODT) and output driver impedance control, with all terminations capable of achieving high impedance accuracy using ARM advanced dynamic calibrator circuits. Both features improve the overall signal integrity and total available timing margin to allow quick timing closure for high-speed system designs. The 90-nm Velocity DDR1/2 memory interface delivers optimum solutions that allow scaling of power and performance for a wide variety of applications needing SDRAMs, such as mainstream PCs, networks and servers. These double data rate solutions for DDR1 and DDR2 operate at up to 800 Mbps data rate and implement the complete interfaces between the SDRAM component and the memory controller.
âARM is committed to producing high-quality, proven IP for customers to ensure their SoC design success,â said Brent Dichter, general manager, Physical IP, ARM. âAttaining TSMC IP quality certification for the Velocity DDR1/2 memory interface solution exemplifies the quality of ARM physical IP, and gives our mutual customers a SoC solution they can trust.â
Availability
ARM Velocity DDR1/2 memory interface solutions on the TSMC 90-nm process are immediately available. The DDR1/2 front-end solutions for TSMC 90-nm process can be downloaded on the ARM Web site at www.arm.com at no charge to licensed designers. DDR back-end solutions are available through local ARM sales channels.
About ARM
ARM designs the technology that lies at the heart of advanced digital products, from mobile, home and enterprise solutions to embedded and emerging applications. ARMâs comprehensive product offering includes 16/32-bit RISC microprocessors, data engines, graphics processors, digital libraries, embedded memories, peripherals, software and development tools, as well as analog functions and high-speed connectivity products. Combined with the companyâs broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. More information on ARM is available at http://www.arm.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Innosilicon to Showcase High-Speed Interface IP and Advanced SoC Solutions at the 2025 TSMC OIP Ecosystem Forum
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP