Big.little test results show promise, ARM reports
Rick Merritt, EETimes
11/5/2012 2:07 AM EST
SANTA CLARA, Calif. – ARM reported a test chip using its A15 and A7 cores saved 50 percent on power consumption without sacrificing performance. It also revealed a road map for enabling software for the so-called big.little initiative which pairs a large and small core.
The technology looks promising enough that even some chip makers outside the ARM ecosystem—such as Intel—might consider adopting it, said one analyst. Samsung is expected to sample the first big.little SoC, perhaps before the end of the year. Several chip makers have similar SoCs in development, said ARM.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Weebit Nano to present test results of ReRAM performance on GlobalFoundries 22FDX® wafers at FMS 2024
- Arm Achieves Record Q2 Results
- Arm Holdings plc Reports Results for the Third Quarter of the Fiscal Year Ended 2025
- ARM Unveils Its Most Energy Efficient Application Processor Ever; Redefines Traditional Power and Performance Relationship with big.LITTLE Processing
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs