Arm Flexes Muscle in AI and HPC at MWC
Arm hints at silicon ambitions amidst geopolitical crosswinds
By Pablo Valerio, EETimes | March 10, 2025

Barcelona—The Mobile World Congress (MWC) in Barcelona, typically a showcase for the latest smartphones and connectivity, played host this year to the seismic shifts reshaping the semiconductor industry, including Arm’s rise in AI and high-performance computing (HPC).
EE Times sat down with Mohamed Awad, SVP/GM of Infrastructure Business at Arm, the chip architecture powerhouse, and, in another interview, with Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC).
Set against a backdrop of rapid advancements in artificial intelligence and persistent global uncertainties, the conversations offered a compelling glimpse into Arm’s burgeoning role in AI, data center, and HPC. Awad also commented on the prospect of the company designing its own chips and the delicate balancing act it performs in the face of geopolitical complexities.
Meanwhile, Cervero highlighted the growing adoption of open source architecture for silicon design as an alternative to closed design systems.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- SEMIFIVE joins Arm Total Design with plans to develop Arm Neoverse-powered HPC Platform
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- VIA NEXT Joins Arm Total Design Ecosystem to Accelerate Next-Generation AI and HPC Innovations
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem