Arm Flexes Muscle in AI and HPC at MWC
Arm hints at silicon ambitions amidst geopolitical crosswinds
By Pablo Valerio, EETimes | March 10, 2025

Barcelona—The Mobile World Congress (MWC) in Barcelona, typically a showcase for the latest smartphones and connectivity, played host this year to the seismic shifts reshaping the semiconductor industry, including Arm’s rise in AI and high-performance computing (HPC).
EE Times sat down with Mohamed Awad, SVP/GM of Infrastructure Business at Arm, the chip architecture powerhouse, and, in another interview, with Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC).
Set against a backdrop of rapid advancements in artificial intelligence and persistent global uncertainties, the conversations offered a compelling glimpse into Arm’s burgeoning role in AI, data center, and HPC. Awad also commented on the prospect of the company designing its own chips and the delicate balancing act it performs in the face of geopolitical complexities.
Meanwhile, Cervero highlighted the growing adoption of open source architecture for silicon design as an alternative to closed design systems.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related News
- SEMIFIVE joins Arm Total Design with plans to develop Arm Neoverse-powered HPC Platform
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- VIA NEXT Joins Arm Total Design Ecosystem to Accelerate Next-Generation AI and HPC Innovations
Latest News
- Global Semiconductor Sales Increase Substantially in February
- Hardware Root of Trust Essential for AI Chip Integrity
- AI Compute Demand Drives 44% YoY Growth for Top 10 Global Fabless IC Firms in 2025
- IBM Announces Strategic Collaboration with Arm to Shape the Future of Enterprise Computing
- Rambus Unveils HBM4E Controller: 16 GT/s, 2,048-Bit Interface, Enabling C-HBM4E