A5: All Apple, part mystery
Paul Boldt and Don Scansen
4/13/2011 8:00 AM EDT
Apple Inc.'s iPad2 has only been publicly available for about a month. However, it appears this young device has kept few secrets since we have known there were 21 magnets in the smart cover and saw a die floorplan of the A5 within mere days of its release. The flurry of the first wave of disassembly and dissection seems to have died down while we might assume that some very detailed circuit analysis is likely just beginning to be scoped out.
When the A4 was subjected to the same procedure just under one year ago, there was a sense it was going to underwhelm anyone expecting a unique design because so little time had passed between Apple ramping up its design team with the acquisition of PA Semi and the release date. There simply wasn't time to generate a new design. The A5 is a different story. Another year has passed.
The A5 is also the second data point in terms of design strategy for Apple's iOS SoC. While two data points constitute a streak only in baseball, this second design would have had sufficient time for Apple to be moving in the direction they want. So how did the A5 fare? Has it met expectations at this early stage of the analysis?
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Ambarella A5 Hybrid Camera Platform Puts High-quality Photos and Video on A Chip
- ARM stretches out with A5 core, graphics, FPGAs
- Who is MIPS' mystery licensee?
- Updated: Samsung fabs Apple A5 processor
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem