Analog IPs Automate Integration, Tune to Fab Nodes
By Majeed Ahmad, EETimes (January 12, 2023)
System-on-chip (SoC) designs with heterogeneous voltage domains are increasingly moving away from custom analog IP to automated implementation so design engineers don’t have to worry about schedule slips caused by manual analog customizations. It also saves chip designers several months in the design process, while making analog circuits less susceptible to on-chip surroundings.
It’s important to note that automatically generated analog IP isn’t synonymous with off-the-shelf analog IP. Rather, analog IP generators bring the previously generated custom-design blocks into the design flow and employ specialized tools to tailor a suitable IP within hours. That, in turn, saves a lot of integration time and effort.
One of the key challenges that semiconductor engineers face when analyzing their solutions, however, revolves around how much analog designs can shrink when moving from one chip manufacturing process node to another. In other words, there are certain analog building blocks that don’t scale adequately to smaller IC manufacturing nodes. Moreover, while digital logic is getting cheaper in modern SoCs, not all analog functions can be incorporated economically.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related News
- Dolphin Integration Selects Silvaco Variation Manager eXtreme Memory Analysis for SRAM Design At Advanced Nodes
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Live webinar by Dolphin Integration: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications
- Power Regulation IPs from Dolphin Integration, now Silicon Proven on GLOBALFOUNDRIES 22FDX Technology Platform
Latest News
- RISC-V Exceeding Expectations in AI, China Deployment
- BrainChip and Parsons Sign Strategic Agreement to Accelerate Edge AI Defense Systems
- Ainekko Brings Open-Source Principles to AI Hardware with Launch of AI Foundry
- Arteris Selected by Axelera AI to Accelerate Computer Vision for Edge Devices
- Preliminary Characterisation Report for Perceptia’s pPLL08W in GF 22FDX Now Available