Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
Multiprotocol Support enables PCIe Gen4, USB, HMC, SAS and more
San Jose, CA, March 15, 2016 – Analog Bits (www.analogbits.com) will be demonstrating their latest half power SERDES IP at booth #412 at TSMC’s Technology Symposium in San Jose, CA. SERDES (Serializer/Deserializer) IP is central to many modern SOC designs, providing a high speed interface for a broad range of applications from storage to display. Lately, increased requirements for higher speed SERDES has battled against increased power requirements. Analog Bits has revolutionized SERDES IP by cutting the power in half while concurrently supporting multiple standards such as PCIe Gen4, USB3.1, HMC, SAS and more – all while allowing the highest flexibility for on-die placement.
WHAT: Analog Bits’ 16nm Half-Power SERDES™ IP solutions
- Passing JTOL tests using Keysight’s latest J-BERT at 16Gbps with less than 750fs RMS jitter
- Multiprotocol including PCIe Gen4, HMC 2.0, 10G-KR, USB 3.1
- Small die size impact
- Location on any die side
WHEN: TSMC Technology Symposium 2016
Expo: March 15, 2016
WHERE: Analog Bits booth #412
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14- nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- 64G SerDes
- 112G SerDes USR & XSR
- Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
- 4.25 Gbps Multi-Standard SerDes
- 1-56Gbps Serdes - 7nm (Multi-reference Clock)
Related News
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload