Analog Bits to present half-power, multi-protocol SERDES at TSMC Open Innovation Platform Ecosystem Forum
Santa Clara, CA, September 16, 2015 – Analog Bits will be presenting the latest in low-power, multi-standard SERDES products at the TSMC Open Innovation Platform (OIP) Ecosystem Forum. These licensable IP solutions can reduce power SERDES consumption by 50% and more over other alternatives, while concurrently supporting multiple standards such as PCIe Gen3/4, HMC 2.0, 10G-KR and others - across a range of speeds. These products simplify SOC integration for multi-standard applications while also dramatically reducing power consumption, reducing risk and providing increased product flexibility. Furthermore, Analog Bits will be demonstrating IP products designed for TSMC’s 16nm FinFET process technology.
WHAT: Half-power, multi-protocol SERDES IP products
SERDES IP ProductsClocking IP Products
- Half-power SERDES IP supporting PCIe Gen 3/4, HMC 2.0, 10G-KR
Sensors IP Products
- Wide range, Fine resolution and Customizable PLL & DLL IP cores
- On-die sensors for real-time monitoring of Process, Voltage and Temperature (PVT)
WHEN: September 17, 2015
WHERE:
11:00 - 11:30AM: IP Track: Case Study of 16FF+ Half Power, Multi-Protocol SERDES
9:00 - 6:30PM: Demonstration of Half Power SERDES at Booth 602
TSMC 2015 Open Innovation Platform Ecosystem Forum
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- Ethernet SerDes - 16Gbps and 10Gbps multi-protocol SerDes PHY
- 32G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 22nm
- 28G LR Multi-Protocol SerDes (MPS) PHY - Samsung 14nm
- 28G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 12nm
- 12.5G Multiprotocol Serdes IP, Silicon Proven in UMC 28HPC
Related News
- Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing