Altera Ships World's First 28-Gbps-Enabled FPGA for Next-Generation 100G Systems and Beyond
Industry's Highest Performance FPGA Featuring 28-Gbps Transceivers Enables Higher Throughput, Increased Performance and Reduced Power in High-End Applications
San Jose, Calif. -- August 24, 2011--Altera Corporation (NASDAQ: ALTR) today announced it has started shipping the world's first FPGA featuring 28-Gbps transceivers. Stratix ®V GT devices are the industry's highest bandwidth and highest performance FPGAs available today. The industry-leading technological innovations in Stratix V GT FPGAs are tailored to enable designers of leading-edge communications systems to quickly bring to market solutions that support the ever-growing demand for network bandwidth.
Stratix V GT FPGAs support the rapid growth in network traffic being driven by Internet and Internet Protocol (IP)-based services and applications. Innovative companies like JDSU leverage Altera's solutions to get early access to the most advanced technologies for use in their next-generation test and measurement solutions.
"JDSU's customers' demand our solutions be at the leading edge of technology, so having Altera as a partner ensures we are well positioned to deliver the most advanced instruments that enable our customers to deploy high-performance broadband communications applications," said Lars Friedrich, vice president and general manager in JDSU’s Communications Test and Measurement business segment. "As the only FPGAs available today with 28-Gbps transceivers, Stratix V GT FPGAs enable us to incorporate the most sophisticated functionality into our systems that deliver the highest performance and data throughput."
Stratix V GT FPGAs integrate over a decade of internally developed transceiver technology innovations into the industry's highest performance 28-nm process technology (28HP). The devices support backplane, optical module and chip-to-chip applications through four 28-Gbps transceivers, 32 full-duplex, 12.5-Gbps transceivers, and up to 4x72-bit DIMM DDR3 memory interfaces supporting 2133 Mbps. The 28-Gbps transceivers featured in Stratix V GT FPGAs meet the CEI-28G specification while consuming only 200 mW per channel, dramatically reducing a system's power-per-bandwidth profile. A video showing the transceiver performance of Stratix V GT FPGAs titled "Sneak Peek: Industry's First 28-Gbps FPGA" is available for viewing on Altera's website.
Stratix V GT FPGAs are optimized specifically for use in the latest generation of 40G/100G applications and beyond used in communications systems, high-end test equipment and military communications systems. The devices include the highest level of integration with up to 622K logic elements (LEs), 512 18x18 multipliers, hardened PCI Express® (PCIe®), 10-Gbps Ethernet (10GbE) and Interlaken intellectual property blocks, and support the latest high-speed serial protocols.
"By leveraging a tailored 28-nm technology approach that includes the highest performance process and most advanced transceiver technology, we enable customers like JDSU to deliver the breakthrough bandwidth they need to bring the most cutting-edge systems to market quickly and with greater confidence," said Patrick Dorsey, senior director of product marketing at Altera. "No other FPGA currently shipping in the industry delivers the bandwidth and power efficiency that Stratix V GT FPGAs provide, giving our customer's products more reach, flexibility and reliability."
Availability
Engineering samples of Altera's Stratix V GT FPGAs are available today. For additional information about the devices, visit www.altera.com/stratix5 or contact your local Altera® sales representative.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Avago Technologies First to 28-Gbps Performance with 40-nm SerDes
- Alchip and Credo Provide 28Gbps SerDes ASICs for Enterprise Data Communication
- Altera Announces Virtual Prototyping for Its Industry-leading SoC FPGA Portfolio Through Collaboration with Mentor Graphics
- Altera Showcases Its Industry-leading SoC Solutions at Embedded World
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost