Advanced Architectures' Floating Point Accelerator Selected for XML Parallel Processing Architecture
– Advanced Architectures today announced that its configurable, extensible floating point IP core has been selected by Conformative Systems, a leader in acceleration of XML-based web services, for use in Conformative’s <CSXi>™ server appliance. The core will be used as part of Conformative’s innovative, application-specific computer systems that incorporate a parallel processing architecture.
“XML-based Web services require high performance processing systems for real-time processing applications,” said Cliff Hall, Vice President of Development for Conformative Systems. “Advanced Architectures’ IP core allowed us to architect a solution with the right performance and power characteristics for our parallel processing platform.”
Roger Thorpe, CEO of Advanced Architectures said, “We are pleased that Conformative Systems has selected our IP core for their exciting range of products. Conformative required additional functionality of the core and a high performance pipelined architecture. The flexibility built in to the A2FP allowed us to readily provide these features. Our System-C models also enabled Conformative to generate full system simulations of their product ahead of full chip RTL.”
About Advanced Architectures
Advanced Architectures (A2) provides architectural design services and high performance IP cores to SoC developers. A2 specializes in high-end architectures for systems that require multiprocessor, SIMD parallel systems or custom pipeline based solutions. Their IP portfolio includes the A2B high speed system interconnect for multiprocessor systems that can be configured as networks, buses or switches to ensure optimal system interconnect performance, arithmetic accelerators that can be customized for pipeline depth and functionality to cover a wide range of applications and custom processors for high performance image and signal processing applications. The custom processors are based on Advanced Architectures’ A2P 32-bit or 64-bit extensible processor that uses a 16-bit instruction set for optimally compact code. Headquartered in Irvine, California, Advanced Architectures was founded in 1993 and is privately held.
For more information, visit www.a-2.com
About Conformative Systems
Conformative Systems develops Application Specific Computer systems for the new service oriented enterprise. Conformative utilizes proprietary parallel processing architectures and software compilers to dramatically increase application performance while reducing enterprise cost and complexity. Conformative¹s first products are system-level solutions that dramatically accelerate the processing of XML-based Web services, the industry standard for business-to-business integration. By migrating XML processing to an open standards-based server appliance, customers can adapt to the rapidly expanding use of XML while optimizing the value and performance of their existing computing and network infrastructure. Conformative Systems¹ <CSXi> server appliance is designed with redundant architectures offering maximum single-device availability for business-critical enterprise applications. It is also designed to seamlessly integrate with existing enterprise IT infrastructures through the use of custom tools for rapid installation and deployment. Headquartered in Austin, Texas, Conformative Systems was founded in 2003 and is backed by Austin Ventures and Charles River Ventures.
For more information, visit www.conformative.com
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Flow Computing Emerges from Stealth with Licensable, On-Die Parallel Processing Enabling 100X Improved Performance For Any CPU Architecture
- Floating point unit added to Coldfire with enhanced core
- Infineon Adds to its Core Processor Design Portfolio; Announces Floating Point Unit for TriCore Unified Processor Architecture
- A license agreement has been signed between Gaisler Research and EADS Astrium GmbH for the use of the Gaisler Research Floating Point Unit
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack