Actel Delivers Radiation-Tolerant, High-Density FPGAs Optimized for Space Applications
Samples of New RTAX-S Devices Now Shipping to Customers; Design and Prototyping Support Available Immediately
MOUNTAIN VIEW, Calif., July 6, 2004 - Actel Corporation (Nasdaq: ACTL) today announced the availability of engineering samples for all three devices in its high-density RTAX-S family of radiation-tolerant field-programmable gate arrays (FPGAs). The RTAX250S, RTAX1000S and RTAX2000S devices offer high-performance single-chip solutions to the space-flight market, primarily for use in satellite bus and payload applications. Additionally, Actel's new Libero 6.0 Integrated Design Environment (IDE), featuring design automation tools from Actel and leading EDA vendors, offers full support for all three devices in the RTAX-S family.
"Delivery as promised of our RTAX-S family of FPGAs gives aerospace engineers a high-density, high-performance alternative to the costly and time-consuming ASIC design cycle traditionally available to designers of space applications," said Ken O'Neill, director of marketing for military and aerospace products at Actel. "With gate counts up to five times higher than our previous space-flight FPGAs, and architectural enhancements and I/Os that improve performance, the radiation-tolerant RTAX-S devices meet the uncompromising demands of space applications."
The devices in the RTAX-S family offer increased performance through architectural enhancements that improve arithmetic functions. Additionally, the family incorporates single-event upset (SEU) hardened flip-flops, providing a cost-sensitive design solution by eliminating the need to implement triple-module redundancy (TMR). The embedded SRAM used on the RTAX-S devices is also optimized for use in harsh space environments thanks to error detection and correction (EDAC) IP and an integrated SRAM scrubber.
Taking the guesswork out of FPGA design, Actel offers a comprehensive suite of design tools optimized for the RTAX-S devices. The Libero 6.0 IDE includes best-in-class tools from Mentor Graphics, Magma Design Automation, SynaptiCAD and Synplicity, integrated into a single FPGA development package with custom-developed tools from Actel. The IDE offers a powerful design manager that keeps track of design files and seamlessly manages the interoperability issues typically associated with using tools from multiple vendors. With today's announcement, Actel also offers complete prototyping support for the RTAX-S devices.
The RTAX2000S offers two million equivalent system gates (250,000 ASIC gates) and 288K of core RAM. The RTAX1000S features one million equivalent system gates (125,000 ASIC gates) and 162K of core RAM. The third device in the family, the RTAX250S offers 250,000 equivalent system gates (30,000 ASIC gates) and 54K of core RAM.
Pricing and Availability
Engineering samples of the RTAX250S, RTAX1000S and RTAX2000S are available now. Pricing for devices in the RTAX-S family begin at $3,980 each in 25-unit quantities. For more information on pricing and availability, please contact Actel.
About Actel
Actel Corporation is a supplier of innovative programmable logic solutions, including field-programmable gate arrays (FPGAs) based on antifuse and flash technologies, high-performance intellectual property (IP) cores, software development tools and design services, targeted for the high-speed communications, application-specific integrated circuit (ASIC) replacement and radiation-tolerant markets. Founded in 1985, Actel employs more than 500 people worldwide. The Company is traded on the Nasdaq National Market under the symbol ACTL and is headquartered at 2061 Stierlin Court, Mountain View, CA, 94043-4655. Telephone: 888-99-ACTEL (992-2835). Internet: http://www.actel.com.
Editor's Note: The Actel name and logo are trademarks of Actel Corporation. All other trademarks and service marks are the property of their respective owners.
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Gaisler Research AB launches the LEON3 processor as a standard component using the space qualified and radiation tolerant Actel RTAX2000S FPGA
- CAES Introduces Family of Radiation Hardened NOR Flash Memories for Space FPGAs
- QuickLogic and Zero-Error Systems Partner to Deliver Radiation-Tolerant eFPGA IP for Commercial Space Applications
Latest News
- TSMC February 2026 Revenue Report
- Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP, Strengthening its Comprehensive Silicon IP Offering
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms