Achronix Presentation at D&R IP SoC China will Detail Accelerating Computing at the Edge with Speedcore eFPGAs
- Demonstration will profile Speedcore eFPGA IP’s ability to add a programmable fabric to high-performance chip designs
- Examples will highlight Speedcore eFPGA for various applications
Santa Clara, Calif., September 5, 2018 ––
WHO: Achronix Semiconductor Corporation, a leader in FPGA-based hardware accelerator devices and eFPGA IP
WHAT: Eric Law, senior director of sales at Achronix, will present, “Accelerating computing at the edge with Speedcore eFPGAs” during the Design & Reuse IP SoC China. Law’s talk is part of the session titled, “eFPGA as the enabler of the IoT solution.”
Achronix will demonstrate how Speedcore eFPGA IP’s programmable fabric can be added to an SoC for programmable hardware acceleration. Examples will highlight various applications, such as 5G wireless, high-performance computing (HPC), machine learning and computer vision applications.
WHEN: Thursday, September 13
WHERE: Evergreen Laurel Hotel Shanghai, Shanghai, China
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro.
The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA Soft IP
- Radiation-Hardened eFPGA
Related News
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- Innosilicon to Showcase High-Speed Interface IP and Advanced SoC Solutions at the 2025 TSMC OIP Ecosystem Forum
- EagleChip Selects CAST TSN IP Core to Enhance Advanced Intelligent Control SoC
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
Latest News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance