Accellera Systems Initiative UVM 1.2 Proceeds to IEEE Standardization
New IEEE P1800.2 working group to fulfill Accellera objective of formal standardization for UVM
San Jose, Calif., March 2, 2015 - Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, announced today that the Accellera Universal Verification Methodology (UVM) 1.2 standard is proceeding to IEEE standardization. Already proven in the electronics industry, the UVM standard will benefit from worldwide recognition and formalization, and will undergo the first step toward being language-agnostic with the formation of the P1800.2 working group. This work extends the ability of the UVM standard to improve interoperability and reduce the cost of IP development and reuse for each new electronics project.
The progression of the Accellera UVM standard to the IEEE P1800.2 working group meets the Accellera objective to accelerate standards and is aligned with the partnership between these organizations. Standardization in the IEEE brings worldwide recognition that is important to many globalized companies. It employs a rigorous development process that tightens the UVM standard and eliminates non-standard APIs formed during the rapid evolution of UVM, furthering the reuse goals of UVM users. Together, these benefits provide ongoing maintenance and globalization for UVM.
“UVM achieved industry-wide success by following the Accellera standard development approach,” said Tom Alsop, UVM Working Group co-chair. “Our team of Accellera member companies completed several cycles of standard development and reference implementations to create a proven standard. We are excited by the creation of the IEEE P1800.2 working group and look forward to the improvements that will be made to UVM as a result of the rigorous IEEE process.”
A supporting industry quote sheet and FAQ document are available.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please contact us.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Accellera Systems Initiative Delivers UVM 1.2 to IEEE for Standardization
- Accellera Systems Initiative Releases UVM 1.2
- UVM Reference Implementation Aligned with IEEE 1800.2-2020 Standard
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack