AccelerComm introduces improved channel equalisation for 5G NR at MWC Barcelona 2020
AccelerComm at Mobile World Congress 2019 Barcelona, Spain 24-27 Feb, 2020
November 25, 2019 -- AccelerComm are once again demonstrating commercially ready software-only IP for 5G NR in support of virtualized networks live at Mobile World Congress.
The introduction of AccelerComm’s IP enables developers and manufacturers to create a combination of FPGA, ASIC and soft implementations of infrastructure solutions that meet the performance required by the 3GPP specification while providing maximum flexibility.
As the market embraces open architectures defined by the O-RAN alliance, the availability of complete 3GPP-compliant channel coding chains optimised for implementation in software-only, FPGA or ASIC platforms will enable AccelerComm’s customers to accelerate 5G technology developments while maximising spectrum efficiency through excellent BLER performance.
AccelerComm’s CTO, Professor Rob Maunder, commented: “Flexibility is key to success when developing advanced communications and these high performance standardized architectures in the wireless infrastructure market are enabling that flexibility while helping to reduce development time. ”
If you would like to find out more about what AccelerComm has to offer please view the Vlog and Resources page:
Accelercomm product demos at MWC Barcelona are:
- 3dB saving through advanced channel estimation:
- See early demonstration of our next generation 5G equaliser.
- Polar software 3GPP compliant core implementation:
- Polar decoder running on an Intel X-Series processor with AVX 512 acceleration.
- Polar FPGA 3GPP compliant chain implementation:
- Polar encode and decode chain running on both Intel's and Xilinx FPGA.
- LDPC FPGA 3GPP compliant chain reference implementation:
- LDPC encoder & decoder chain running on both Intel's and Xilinx FPGA.
Visit us at Great Britain and Northern Ireland stand in Hall 7 at MWC Barcelona (Stand 7A11.1 & meeting room hall 7 MRO100).
About AccelerComm
AccelerComm provides LDPC, polar and turbo solutions which enable optimal performance of communication systems, and solves the challenges that would otherwise limit the speed of next generation communications, namely the error correction decoding that is required to overcome the effects of noise, interference and poor signal strength.
For further information visit: www.accelercomm.com.
Related Semiconductor IP
- Polar Encoder / Decoder for 3GPP 5G NR
- LDPC Encoder / Decoder for 3GPP 5G NR
- LDPC Decoder for 5G NR and Wireless
- Optimize your 5G NR O-RAN Split 7.2X design with EIC cutting-edge PRACH Design and Verification Suite
- PUSCH Equalizer for 3GPP 5G NR
Related News
- AccelerComm Unveils Fully Integrated PUSCH Decoder to Supercharge 5G NR for Performance-Critical Channels
- AccelerComm introduces software only 5G NR channel coding IP at MWC Barcelona 2019
- AccelerComm Reduces 5G Latency by up to 16x with NR LDPC Channel Coding
- AccelerComm Announces 5G PUSCH Channel Equalizer
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP