analog front-end IP
Filter
Compare
196
IP
from 30 vendors
(1
-
10)
-
IEEE 802.3cg® 10BASE-T1S Analog Front-End
- Compliant to:
- One-fits-all Analog Macro for implementing:
- Single min 3.3V supply
- Low Power consumption meeting OPEN Alliance TC10 requirement in sleep mode
-
128 Channel Analog Front-End
- Single-ended inputs for reducing the number of pads.
- Adjustable VGA input termination 50?, 100?, 200? or Hi-Z.
-
TSMC CLN28HPC+ 2.4GSps Analog Front-End
- 1.8V analog and 0.9V digital supply voltage
- Power consumption (ADC macro): 730mW (typical)
- Power consumption (DAC macro): 220mW (typical)
- Maximum sampling rate: 2.4GSps
-
TSMC CLN12FFC 500MHz Analog Front-End
- TSMC 12 nm 0.8 V/1.8 V CMOS LOGIC FinFET Compact Process
- Metal scheme: 1P9M (2Xa1Xd_h_3Xe_vhv_2Z) + UT-ALRDL
- Operating junction temperature: -40 °C ~ 125 °C
- 2-ch 12 bit 250 MHz SAR ADC
-
TSMC CLN28HPC ABB Analog Front-End
- TSMC 28nm CMOS High Performance Compact Mobile Computing (HPC) process
- Metal Scheme: 5X2Z (1P8M)
- 1.8V analog and 0.9V digital supply voltage
- Five channel IQ-ADCs with analog filters
-
TSMC CLN12FFC 16Gsps Analog Front-End
- TSMC 12 nm 0.8 V/1.8 V CMOS LOGIC FinFET Compact Process
- Metal scheme: 1P9M (2Xa1Xd_h_3Xe_vhv_2Z) + UT-ALRDL
- Operating junction temperature: -40 oC ~ 125 oC
- Support 4T4R
-
250MHz Multi-channel High Speed Analog Front-End (AFE) for LiDAR, 5G and imaging
- 16-channels
- High Dynamic Range
- Over-sampled ?? ADC
- Background PVT Cal.
-
CC-100IP-RF Analog and RF Sensitivity Enhancement IP
- Enhances the Sensitivity of Analog and RF Frontend Receivers
- Enhances the PSRR od Analog and RF Frontend Receivers
- Occupies the same on chip area as standard DCAPs with at least a 600X effective capacitance increase
- Up to a 36% Dynamic Power and RF Emissions Reduction
-
MIPI D-PHY Rx IP, Silicon Proven in TSMC 28HPC+
- Compliant to MIPI Alliance Standard for
- D-PHY specification Version 1.2
- Supports standard PPI interface compliant to MIPI Specification
- Supports synchronous transfer at high speed mode with a bit rate of 80-2500 Mb/s
-
16 Bit 10 kS/s Incremental Delta - Sigma ADC
- Conversion rate: up to 20 kS/s
- Power consumption: 13 mW @ 2.5 V
