IP Catalog > Signali

Signali IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (569)
Compare 569 IP from 67 vendors (1 - 10)
  • High-speed LVDS (Low-Voltage Differential Signaling) transceiver
    • Compatible with ANSI/TIA/EIA 644-1995 LVDS standard
    • Multi-channel LVDS transceiver function
    • Maximum data transfer rate: 992Mbps (496MHz)
    • Typical output voltage: 350mV (100-Ω load)
    Block Diagram -- High-speed LVDS (Low-Voltage Differential Signaling) transceiver
  • Differential Signaling IO Buffer
    • Configurable size of the signal width
    • Configurable differential signaling buffer type
  • SMIC 0.18um Reduced Swing Differential Signaling Transmitter
    • Process: SMIC0.18 Logic 1P4M/5M/6M (3.3V IO)
    • Operating temperature range: -40~125°C
    • Supply voltage range: 2.7~3.6V
    • Clock frequency: 25~85MHz
  • CAN-FD Controller
    • The Controller Area Network (CAN) is a highly reliable serial bus protocol defined in the Bosch CAN specifications for standard CAN 2.0B and CAN FD, as well as ISO 11898-1:2024.
    • The TES CAN Flexible Data-Rate Controller IP core is a Hardware IP core written in VHDL.
    Block Diagram -- CAN-FD Controller
  • SDRAM DDR Controller
    • Dolphin Technology offers high performance DDR4/3/2 SDRAM and LPDDR5/4x/4/3/2 SDRAM Memory Controller IP across a broad range of process technologies.
  • TSMC N4P LVDS IO 1.5V MS add-on
    • Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission
    • A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES
    • Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications
    • This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V
  • TSMC N4P LVDS IO 1.5V
    • Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission
    • A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES
    • Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications
    • This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V
  • TSMC N4P LVDS IO 1.2V MS add-on
    • Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission
    • A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES
    • Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications
    • This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V
  • TSMC N4P LVDS IO 1.2V
    • Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission
    • A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES
    • Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications
    • This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V
  • TSMC N7 1.8V LVDS IO with CDM 7A, AG2 Platform
    • Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission
    • A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES
    • Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications
    • This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V
×
Semiconductor IP