Multimedia IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 202 IP from 38 vendors (1 - 10)
  • China Multimedia Mobile Broadcasting (CMMB) LDPC decoder
    • Compliant with China Multimedia Mobile Broadcasting (CMMB) specifications
    • Near floating point error correction performance
    • Early iteration stopping feature
    • Patented architecture allowing high throughput for reduced footprint
  • SD Card Input/Output Protocol Controller
    • Compliance with Embedded MultiMediaCard System Specification Version 4.51. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
    • Full compatibility with previous versions of MultiMediaCards (backward compatibility)
    • Full compliance with SD memory card specifications version 4.2 ( SPI mode and UHS-II mode not supported)
  • H.265 Decoder
    • The H.265 (HEVC – High Efficiency Video Coding) Decoder IP core delivers high-performance video decompression for next-generation visual applications, including broadcast, surveillance, automotive, and consumer electronics.
    • It supports real-time decoding of ultra-high-definition (UHD) video streams, up to 4K and 8K resolutions, while significantly reducing bandwidth and storage requirements without compromising video quality.
    Block Diagram -- H.265 Decoder
  • H.264 Decoder
    • Thes H.264 Decoder IP Core offers a high-efficiency video decoding solution tailored for a wide range of applications, including multimedia, surveillance, broadcast, and automotive systems.
    • Compliant with the ITU-T H.264/AVC standard, it enables real-time decoding of high-definition video streams while maintaining low latency and power consumption.
    Block Diagram -- H.264 Decoder
  • DP 1.4 Transmitter PHY
    • The DisplayPort 1.4 Transmitter PHY is for transmitting high-definition video and audio, making it an ideal choice for a wide range of applications from gaming and professional graphics to digital signage and broadcasting.
    • Its high bandwidth, support for ultra-high resolutions, and robust feature set make it a critical component for any high-performance multimedia system.
  • UniPro℠ Controller IP Core
    • The UniPro Controller IP core is fully compliant with the UniPro specification version 1.6 and supports the physical adapter layer of the M-PHY® specification.
    • MIPI UniPro is a high-performance, chip-to-chip, serial interconnect bus for mobile applications. Designed to support up to 5Gbps per data lane, it is scalable from one to four bidirectional lanes.
    Block Diagram -- UniPro℠ Controller IP Core
  • CAN FD Bus Controller IP
    • The Controller Area Network – Flexible Data (CAN-FD) Controller IP implements the CAN 2.0A, CAN 2.0B as well as the high-performance CAN-FD (Flexible Data Rate) protocols.
    • It is compliant to both Non-ISO CAN-FD from BOSCH as well as ISO11898-1:2015 DIS. It can be integrated into devices that require CAN connectivity commonly used in automotive and industrial applications.
    Block Diagram -- CAN FD Bus Controller IP
  • Discrete Cosine Transform
    • This core can perform the two dimensional Discrete Cosine Transform (DCT) and its inverse (IDCT) on an 8x8 block of samples.
    • The simple, fully synchronous design allows for fast operation while maintaining a low gate count.
    • It offers high performance and many features to meet your multimedia, digital video and digital printing applications
    Block Diagram -- Discrete Cosine Transform
  • HDMI Intel® FPGA IP Core
    • The HDMI Intel FPGA intellectual property (IP) core provides support for the next generation of video display interface technology
    • Due to its ability to send high-definition audio and video, High-Definition Multimedia Interface (HDMI) has become the most common digital connection in consumer electronics.
    Block Diagram -- HDMI Intel® FPGA IP Core
  • DVBS2
    •  A flexible input stream adapter, suitable for operation with single and multiple input streams of various formats (packetized or    continuous)
    •  A powerful FEC system based on low-density parity check (LDPC) codes concatenated with BCH codes, allowing quasi-error-free    operation at approx. 0.7 dB to 1 dB from the Shannon limit, depending on the transmission mode
    Block Diagram -- DVBS2
×
Semiconductor IP