MIPI DSI-2 Controller IP
Filter
Compare
20
IP
from 7 vendors
(1
-
10)
-
MIPI DSI-2 Controller Core
- Fully DSI-2 standard compliant
- 64 and 32 bit core widths
- Host (Tx) and Peripheral (Rx) versions
- 1-8, 2.5+ Gbit/s D-PHY data lane support
-
MIPI DSI-2 Transmit Controller v1.0
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
-
MIPI DSI-2 RX Controller
- Compliant with the following specifications: MIPI DSI-2 Specification v1.1; MIPI D-PHY Specification v2.0, 4 D-PHY data lanes; Display Command Set (DCS) Specification v1.3 and APB Specification v3.0
- Supports ULPS/LPDT/BTA mode
-
MIPI DSI-2 TX Controller
- Compliant with the following specifications: MIPI DSI-2 Specification v1.1, MIPI D-PHY Specification v2.0, 4 D-PHY data lanes, Display Command Set (DCS) Specification v1.3 and APB Specification v3.0
- Supports ULPS/LPDT/BTA mode
-
MIPI DSI-2 Receiver Controller v2.0
- DSI-2 Controllers Support
- • MIPI specification of Display Serial Interface (DSI) v2
- • MIPI specification of D-PHY
- • MIPI specification of C-PHY
-
MIPI DSI-2 Transmit Controller v2.0
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
-
MIPI DSI-2 Receiver Controller v1.0
- Compliant with the following MIPI specifications
- DSI Host-side interface supports
- Display Panel Connectivity and video/command processing
-
MIPI DSI-2 DSC RX IP
- Compliant with MIPI® Alliance Specification for Display Serial Interface (DSI-2) V1.0
- Compliant with MIPI® Alliance Specification for C-PHY V1.1
- Compliant with MIPI® Alliance Specification for D-PHY V1.2
- Compliant with MIPI® Alliance Specification for Display Command Set (DCS) V1.3
-
MIPI DSI-2 Transmitter v1.1 Controller IP, Compatible with MIPI D-PHY & C-PHY
- Compliant with MIPI DSI-2 Standard v0.8.x, MIPI D-PHY Standard v1.x, MIPI D-PHY Standard V2.x and MIPI C-PHY V1.x
- Up to 3 Gsps per trio using C-PHY. 17Gbps in 3 Trios
- Up to 2.5 Gbps per data lane of D-PHY (V2.0). 10Gbps in 4 Lanes
- Programmable 1, 2, 3 (C-PHY) or 4 (D-PHY) Data Lane Configuration
