IP Catalog > BCH ECC

BCH ECC IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (15)
Compare 15 IP from 7 vendors (1 - 10)
  • NAND Flash controller supporting MLC Flash with multi-bit correction BCH ECC code
    • Supports single-level and multi-level cells (SLC and MLC) NAND Flash devices.
    • Supports 1, 4 and 8 bit ECC correction per 512byte.
    • Uses Hamming code for SLC and BCH code for multi-bit correction in MLC.
    • Programmable support for large block and small block NAND Flash devices with 512, 2k and 4k byte page sizes.
  • ECC with BCH Algorithm
    • High bandwidth, low latency parallel encode and decode paths
    • Configurable number of encode blocks
    • Configurable number of decode blocks
    • Configurable code word length (K), up to 1024 bytes
  • NAND Flash controller for synchronous ONFI 2.1 NAND device, SLC/MLC support with BCH code
    • Supports single-level and multi-level cells (SLC and MLC) NAND Flash devices.
    • Compatible with ONFI 2.1 Flash Interface for synchronous and asynchronous access.
    • Supports source synchronous double data rate data transfer for highest possible data bandwidth.
    • Supports 2k and 4k page sizes.
  • BCH Error Correcting Code ECC
    • Asynchronous operation
    • No clocks required.
    • No storage like memories SRAMS/ROMS/FilipFlops used
    • No iterative Feedback in the pipeline
    Block Diagram -- BCH Error Correcting Code ECC
  • 1KB/ECC96 NAND Flash BCH Encoder/Decoder
    • 2-96 bit error correction
    • 2-1800 data bytes per block
    • Low-latency, synchronous interface
    • Optional asynchronous ECC mode for faster correction computations
  • 512B/ECC16 Nand Flash BCH Encoder/Decoder
    • 2-16 bit error correction
    • 2-900 data bytes per block
    • Low-latency, synchronous design
    • Pipelined correction operation supports 3 concurrent corrections
  • 1KB/ECC40 NAND Flash BCH Encoder/Decoder
    • 2-40 bit error correction
    • 2-1800 data bytes per block
    • Low-latency, synchronous design
    • Pipelined correction operation supports 3 concurrent corrections
  • ONFI 4.0 NAND Flash Controller & PHY
    • • Support ONFI 4.0, EZ – NAND, Standard ClearNAND, Advanced ClearNAND
    • • Support standard asynchronous NAND flash
    • • High performance from 40MT/s to 800MT/s
    • • High density NAND flash up to 1024 Gb
    Block Diagram -- ONFI 4.0 NAND Flash Controller & PHY
  • ONFI 3.2 NAND Flash Controller
    • - Compliant to ONFI revision 3.2 standard
    • - Supports NV-DDR2 mode of operation supporting up to 200MHz
    • - Supports NV-DDR mode of operation supporting up to 100MHz
    • - Supports legacy Asynchronous devices operating from 10MHz to 50MHz
    Block Diagram -- ONFI 3.2 NAND Flash Controller
  • ONFI 2.3 NAND Flash Controller
    • Compliant to ONFI 2.3
    • Supports speed ranging from 40MB/s to 200MB/s
    • Supports synchronous modes
    • Supports asynchronous mode [0-5]
    Block Diagram -- ONFI 2.3 NAND Flash Controller
×
Semiconductor IP