I/O Library IP for TSMC
Welcome to the ultimate I/O Library IP for TSMC hub! Explore our vast directory of I/O Library IP for TSMC
All offers in
I/O Library IP
for TSMC
Filter
Compare
18
I/O Library IP
for TSMC
from 3 vendors
(1
-
10)
Filter:
- 3nm
-
TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
-
TSMC 3nm (N3E) 1.8V SD/eMMC IO
- Completely hardened PHY solution along with programmable delay chains & I/Os
- Fully selectable output impedance
- Compliant with eMMC 5.1 (JESD84-B51A) and SDIO 3.0 JEDEC Standard
- Automotive G1/G2 supported, ASIL-B certified
-
TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries, multiple metalstacks
- Supports 1.8V/2.5V/3.3V mixed-voltage-tolerant/failsafe output buffer
- Fully programmable output driver strengths, input Schmitt trigger, and output slew rate
- Supports circuit-under-pad (CUP), non-CUP-inline and staggered-bond pad placement
- Supports retention and bus-keeper feature
-
TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries
- Supports 1.8V/2.5V/3.3V mixed-voltage-tolerant/failsafe output buffer
- Fully programmable output driver strengths, input Schmitt trigger, and output slew rate
- Supports circuit-under-pad (CUP), non-CUP-inline and staggered-bond pad placement
- Supports retention and bus-keeper feature
-
TSMC 3nm (N3E) 1.2V/1.8V GPIO Libraries
- Supports 1.8V/2.5V/3.3V mixed-voltage-tolerant/failsafe output buffer
- Fully programmable output driver strengths, input Schmitt trigger, and output slew rate
- Supports circuit-under-pad (CUP), non-CUP-inline and staggered-bond pad placement
- Supports retention and bus-keeper feature
-
High voltage tolerant I/O
- Scalable robustness
- Area efficient
- low capacitance option
-
Small area rail clamp for FinFET
- Power clamp ESD solutions
- Rail clamp ESD protection
- 0.75V domain
-
Analog I/O - low capacitance, low leakage
- Scalable robustness
- Area efficient
- low capacitance option
-
on-chip ESD protection
- Analog I/Os
- ESD Power protection
- Ground pads
- ESD protection cells