General Purpose PLL IP for TSMC
Welcome to the ultimate
General Purpose PLL IP
for
TSMC
hub! Explore our vast directory of
General Purpose PLL IP
for
TSMC
All offers in
General Purpose PLL IP
for
TSMC
Filter
Compare
12
General Purpose PLL IP
for
TSMC
from
4
vendors
(1
-
10)
Filter:
- 6nm
-
4.8GHz low jitter fractional-N, Digital PLL, TSMC N6, 0.75V, N/S orientation
- Pure core voltage design
- Compact IP size (< 0.013mm²) and low power consumption (1.1mW @ 3GHz)
- Compatible with commonly used crystal oscillator frequencies
- Good power noise immunity for period jitter (< ±15%/V)
-
Wide Range Programmable Integer PLL on TSMC CLN6FF
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Input and Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
Wide Range Multi-Output PLL on TSMC CLN6FF
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Input and Output Frequency (including multiple outputs) for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN6FF
- High performance design emphasis for meeting low jitter requirements in PCIe Gen3/4/5 applications
- Implemented with Analog Bits’ proprietary LC architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability
-
High Speed Multi-Phase PLL on TSMC CLN6FF
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
High Performance 20GHz PLL on TSMC CLN6FF
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
High Performance 20GHz C2C PLL on TSMC CLN6FF
- Electrically Programmable PLL for multiple applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Integrated LDO to reduce deterministic jitter
-
Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- Process portable
- Proven (65nm to 3nm)
- Full SCAN testable
- Core voltage supply
-
TSMC CLN6FFLVT 6nm Ultra PLL - 15MHz-3000MHz
- New state-of-the-art architecture using high-speed digital and analog circuits that offers unprecedented operating ranges and extremely high performance.
- Ultra low jitter performance for the most demanding SerDes and ADC reference clocks.
- Ultra wide frequency range with multiplication factors over 250,000 to support 32KHz to 1GHz references.
- Precise frequency control with a least 26 fractional bits (at least 10 precise) for extremely high fractional-N resolution.
-
TSMC CLN6FFLVT 6nm General Purpose PLL - 600MHz-3000MHz
- Designed as a wide range clock multiplier with deskew capability.
- Delivers optimal jitter performance over all multiplication settings.
- Low area and low power.
- Suitable for system clock, DDR and general purpose applications.