Will your next ASIC ever be an FPGA?
June 14, 2012
Just over a week ago, I moderated a live webinar on EDN titled “When is an FPGA more Appropriate than an ASIC?” The participants were from Xilinx, Altera and Cadence. A repeat event was held at DAC, which I almost moderated, but because of DAC rules I was disqualified because I was also moderating the panel “Can one system model serve everybody?” Richard Goering did a nice write-up of this panel which you can find here.
So Kevin Morris performed the honors. He started by saying that we have heard this story so many times before after each new generation of FPGA is announced.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Blogs
- Could TSMC be your next chip design cloud owner?
- Is it an ASIC? Is it an FPGA? No, it's eASIC!
- Your Car Will Never be Secure
- Are low power and FPGA an oxymoron?
Latest Blogs
- A Low-Leakage Digital Foundation for SkyWater 90nm SoCs: Introducing Certus’ Standard Cell Library
- FPGAs vs. eFPGAs: Understanding the Key Differences
- UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
- RT-Europa: The Foundation for RISC-V Automotive Real-Time Computing
- Arm Flexible Access broadens its scope to help more companies build silicon faster