VIP Architecture: Why Native SystemVerilog and UVM?
January 14, 2015
Four years ago, we talked to several key customers, and decisively moved all our VIP development to an architecture based on SystemVerilog and UVM. In this short video, you can learn about the benefits of using such VIP for verifying your SoCs: ease-of-use, productivity and accelerated coverage closure.
Related Semiconductor IP
- Cryptographic Cores IP
- DVB-S2X Wideband LDPC/ BCH Encoder
- Audio Sample Rate Converter
- 1-56Gbps Serdes - 7nm (Multi-reference Clock)
- 1-56Gbps Serdes - 7nm (Ultra Low Latency)
Related Blogs
- SystemVerilog Protocol Compliance: Why Source-code Test Suites?
- Virtual Sequences in UVM: Why, How?
- Why AI Requires a New Chip Architecture
- VIP Portfolio Expands for Data-Intensive Hyperscale Data Centers, HPC, and AI/ML
Latest Blogs
- Connected AI is More Than the Sum of its Parts
- eTopus attended TSMC 2025 Symposium and showcased high-speed interface IP solutions
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training