UCIe: Enabling the Chiplet-Based Ecosystem
Universal Chiplet Interconnect Express (UCIe) is a novel specification that defines the interconnect between chiplets within a package, enabling an open chiplet ecosystem and ubiquitous interconnect at the package level.
What Is a Chiplet?
A chiplet is a tiny integrated circuit (IC) with a well-defined specific functionality. One can relate this to LEGO building blocks for creating large structures.
Why Do We Need a Chiplet-Based Design?
Modern designs require high-performance computation feasible through lower nanometers (5-7nm), but still, most part of the design gives better performance with older nodes(16-28nm). The chiplet-based design approach opens opportunities to combine chiplets from different process nodes into the same package. This even results in cost reductions of specialized chips.
Related Semiconductor IP
- UCIe Die-to-Die Chiplet Controller
- UCIe Controller baseline for Streaming Protocols
- UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- UCIe based 12-bit 12-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- D2D UCIe
Related Blogs
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
- UCIe Heralds a Robust Chiplet Ecosystem for a New Era of SoC Innovation
- Enabling the Global 800G Ecosystem with 112G Ethernet PHY IP
- Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?