When TSMC advocates FD-SOI...
I found a patent recently (May,14 2013) granted to TSMC “Planar Compatible FDSOI Design Architecture”, the following sentences, directly extracted from this patent, advertise FDSOI design better than a commercial promotion! “Devices formed on SOI substrates offer many advantages over their bulk counterparts, including absence of reverse body effect, absence of latch-up, soft-error immunity, and elimination of junction capacitance typically encountered in bulk silicon devices. SOI technology therefore enables higher speed performance, higher packing density, and reduced power consumption.” Nothing new here for Semiwiki readers… except that this enumeration of the advantages of SOI technology in respect with bulk planar is coming from TSMC…
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related Blogs
- TSMC Reiterates 2013-14 450mm Trial Production Plan
- TSMC 28nm Yield Explained!
- TSMC absolutely did NOT halt 28nm production!
- NVIDIA Claims TSMC 20nm will not Scale?
Latest Blogs
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025