The High-Speed Virtual Highway
By now it’s safe to say that complex, high-speed design is no longer a riddle….at least in theory.
We all know the end game. In its most fundamental form, isn’t it really a designer’s negotiation and compromise with the end user that comes down to action and reaction? We know users demand more and more applications to run simultaneously on their smart devices. We know that the underlying SoC in every device must sufficiently accommodate multiple data streams for each unique application. This is driving key architectural decisions for multi-core, multi-processor SoCs. Given that, how do we limit the amount of ‘compromise’ by the designer and give the customer more of that they want?
Related Semiconductor IP
- Audio Sample Rate Converter
- 1-56Gbps Serdes - 7nm (Multi-reference Clock)
- 1-56Gbps Serdes - 7nm (Ultra Low Latency)
- 1-56Gbps Serdes - 7nm (Area-optimized)
- 1-112Gbps Serdes - 7nm
Related Blogs
- The Zynq Virtual Platform: Not Just for Pre-Silicon
- Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- Virtual Sequences in UVM: Why, How?
Latest Blogs
- eTopus attended TSMC 2025 Symposium and showcased high-speed interface IP solutions
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows