The Future of High-Speed SerDes
January 12, 2016
David Axelrad, product marketing manager, SerDes IP, presents Cadence's position prior to the High Speed I/O IP panel discussion at the GSA IP Working Group meeting on Thursday, 22 October, 2015.
You can see his introductory presentation below, where he address major trends in high-speed SerDes:
- Speeds reaching 112Gbps
- Battery life, power consumption scales with data rate
- Consolidation of connectors
Related Semiconductor IP
- SerDes
- 100G PAM4 Serdes PHY - 14nm
- Multi-Rate Serdes IP Solution
- High-Speed LVDS (SERDES) Transceiver
- Combo SerDes
Related Blogs
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
- The Future of Technology: Transforming Industrial IoT with Edge AI and AR
- The Future of Technology: Generative AI in China
- The Future of Technology: Trends in Automotive
Latest Blogs
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs