The Future of High-Speed SerDes
January 12, 2016
David Axelrad, product marketing manager, SerDes IP, presents Cadence's position prior to the High Speed I/O IP panel discussion at the GSA IP Working Group meeting on Thursday, 22 October, 2015.
You can see his introductory presentation below, where he address major trends in high-speed SerDes:
- Speeds reaching 112Gbps
- Battery life, power consumption scales with data rate
- Consolidation of connectors
Related Semiconductor IP
- High-Speed LVDS (SERDES) Transceiver
- Combo SerDes
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- 16Gbps SerDes IP on TSMC 12nm
- 224G SerDes PHY and controller for UALink for AI systems
Related Blogs
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DAC 2024 - Showcasing the future of RISC-V through EDA
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach