The Future of Fabless Design?
September 20, 2012
Lately, there has been a rise in predictions that the fabless business model is “dying”, or “collapsing”, or simply that it “no longer works”. The main argument centers on the disconcerting fact that a disaggregated supply chain makes optimization of the semiconductor product increasingly difficult to achieve, especially when coupled with the inherent complexity of advanced process nodes and leading-edge designs. In particular, the data interfaces between design teams, foundries, and EDA vendors are becoming increasingly complex. The result is a dramatic increase in cost, and more importantly, risk.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Blogs
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design
Latest Blogs
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7