DAC 2024 - Showcasing the future of RISC-V through EDA
As I sat on the plane in Boston it’s fair to say that I was curious about what DAC 2024 would bring. The previous year was much better than I expected but a cold June in San Francisco wasn’t exactly what I was dreaming about. Afterall, while I was heading to San Francisco with a bunch of other Codasippers some of the Codasip team was headed for the RISC-V Summit in Munich.
The event is nowhere on the scale that it used to be. In fact, the entire exhibit could probably now fill one floor of the Moscone. But the level of foot traffic remained high throughout the show and the team and I spoke to a fair number of people over the 3 days of exhibits. I was impressed with the number of fresh faces and new startups. There was something interesting to see in all corners of the tradeshow floor. And… incredibly the weather was, well, incredible.
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- Configurable RISC-V processor IP core
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
Related Blogs
- RISC-V Software: Great Progress in 2024 and Much More Ahead in 2025
- DAC 2022 - Is it too risky not to adopt RISC-V?
- Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in Munich
- RISC-V Processor Design - Free YouTube Course by Maven Silicon