DAC 2024 - Showcasing the future of RISC-V through EDA
As I sat on the plane in Boston it’s fair to say that I was curious about what DAC 2024 would bring. The previous year was much better than I expected but a cold June in San Francisco wasn’t exactly what I was dreaming about. Afterall, while I was heading to San Francisco with a bunch of other Codasippers some of the Codasip team was headed for the RISC-V Summit in Munich.
The event is nowhere on the scale that it used to be. In fact, the entire exhibit could probably now fill one floor of the Moscone. But the level of foot traffic remained high throughout the show and the team and I spoke to a fair number of people over the 3 days of exhibits. I was impressed with the number of fresh faces and new startups. There was something interesting to see in all corners of the tradeshow floor. And… incredibly the weather was, well, incredible.
To read the full article, click here
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related Blogs
- RISC-V Software: Great Progress in 2024 and Much More Ahead in 2025
- DAC retrospective
- Heard at DAC: Is workflow automation the next frontier for EDA?
- DAC 2012 Gary Smith EDA Kickoff: EDA and ESL Growth and Four Different Software Virtual Prototypes
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms