Taiwan Trip Report: Semiconductors, EDA, and the ASIC Business!
December 5, 2011
Just returning from my monthly trip to Taiwan and I find myself energized! Semiconductors, EDA, and the ASIC business have never been more exciting! The travel itself is not so exciting but since I make frequent trips the airline and hotel treat me like a king. And let me tell you, it is good to be a king!
Speaking of royalty, I saw Dr. Morris Chang at the Royal Hsinchu Hotel on Wednesday night. He made it up the two flights of lobby stairs faster than I did! It truly would be an honor to write his autobiography, let’s hope someone does it soon.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
- Business Models: EDA Is Software But It Used To Be Sold As Hardware
- Why Did EDA Have a Hardware Business Model?
- The Ever-Changing ASIC Business
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing