Synopsys Tapes Out SLM PVT Monitor IP on TSMC N5 and N3E Processes
At advanced nodes, in particular, there are greater process, voltage, and temperature (PVT) challenges to overcome when developing complex chips, whether they are monolithic SoCs or multi-die systems. In-chip PVT monitors have become essential “eyes and ears” in these chips, helping to enhance performance and reliability.
Synopsys has been at the forefront of chip monitoring solutions, which are part of the Synopsys Silicon Lifecycle Management (SLM) Family. Recently, Synopsys achieved successful tape-out of a PVT Monitor IP test chip on the TSMC N5 and N3E processes, marking a milestone benefiting mutual customers who are ready to design on these advanced nodes. The TSMC N3E process extends the foundry’s 3nm family with enhanced power, performance, and yield, making it ideal for compute-intensive workloads common in applications such as AI, high-performance computing, and mobile. The TSMC N5 process is based on FinFET technology, delivering roughly 20% faster speed and 40% lower power than its N7 process.
Adopted by more than 140 customers around the world, Synopsys SLM PVT Monitor IP has achieved more than 600 design-ins and is available for 28nm down to 3nm. The nature of IP is that it can be sensitive to process and manufacturing technologies, so achieving silicon-proven performance is an important part of establishing trust with chipmakers. Proven IP can save design cycles and costs. Read on to learn more about how monitoring IP can enhance chip outcomes.
Related Semiconductor IP
- PVT - Process, Voltage, and Temperature Monitor
- PVT - Process, Voltage, and Temperature Monitor
- PVT - Process, Voltage, and Temperature Monitor
- PVT - Process, Voltage, and Temperature Monitor
- PVT - Process, Voltage, and Temperature Monitor TSMC 7nm
Related Blogs
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
- Infineon Drives Automotive MCU Performance Higher with Synopsys Interface IP
- XConn Revitalizes Next-Gen Data Centers with CXL 2.0 Switch Designed with Synopsys IP
- Meeting the World's Growing Bandwidth Demands with a Complete 1.6T Ethernet IP Solution
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?