Spec-based Coverage Closure with Synopsys VIP
January 30, 2015
Here, Synopsys R&D Director Bernie DeLay talks about achieving coverage closure for protocol compliance checking and integration testing by utilizing the built-in verification plans and functional coverage provided with VC VIP.
He describes configuration-aware coverage: how it correlates with the user’s specification
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
Related Blogs
- Reducing Manual Effort and Achieving Better Chip Verification Coverage with AI and Formal Techniques
- Coverage Models - Filling in the Holes for Memory VIP
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172