Scaling AI Infrastructure with Next-Gen Interconnects
April 29, 2025
At the recent IPSoC Conference in Silicon Valley, Aparna Tarde gave a talk on the importance of Next-Gen Interconnects to scale AI infrastructure. Aparna is a Sr. Technical Product Manager at Synopsys. A synthesis of the salient points from her talk follows.
Key Takeaways
- The rapid advancement of AI is reshaping data center infrastructure requirements, demanding immense compute resources and unprecedented memory capacity.
- Efficient XPU-to-XPU communication is crucial, requiring high-bandwidth, low-latency, and energy-efficient interconnects for large-scale compute clusters.
- New communication protocols and interfaces like UALink and Ultra Ethernet are essential for scaling AI performance and accommodating distributed AI models.
- The shift from copper to optical links and the adoption of Co-Packaged Optics (CPO) are key to addressing bandwidth challenges in AI infrastructure.
- Multi-die packaging technologies are becoming mainstream to meet AI workloads' demands for low latency, high bandwidth, and efficient interconnects.
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related Blogs
- Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
- Calligo Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow
- Unleashing Gaming and AI Innovation Across Consumer Device Markets with New Arm GPUs
- Alphawave Semi Elevates AI with Cutting-Edge HBM4 Technology
Latest Blogs
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
- What Does a GPU Have to Do With Automotive Security?
- Physical AI at the Edge: A New Chapter in Device Intelligence