Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in Munich
July 1, 2024
This week, the 2024 edition of RISC-V Summit Europe took place in lovely Munich, Germany. Those of us who attended last year’s edition in Barcelona might not have expected the same weather but Munich was up for the challenge and served us a sunny, hot week, only interrupted by a thunderstorm that shook up some conference attendees (including me!) on the Wednesday afternoon. However, thunderbolts and lightning were also present in a less literal form as massive applause following the many talks, and an abundance of photos and selfies taken in the expo hall and at the social events.
Related Semiconductor IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32 Bit - Embedded RISC-V Processor Core
Related Blogs
- 5 things I will remember from the 2022 RISC-V Summit
- SiFive Makes a Splash at the RISC-V Summit with 10+ Talks, Demos, and a Surprise Product Reveal
- When tapas meet tech: Barcelona's RISC-V Summit feeds our appetite for innovation
- RISC-V Summit US 2023: CHERI in full bloom!
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?